

Programming Guide (Tuning)

Mar. 2023 v2.2 FUJITSU LIMITED



DO NOT REDISTRIBUTE NOR DISCLOSE TO PUBLIC. Copyright 2023 FUJITSU LIMITED

Preface



• This document describes how to tune applications for the A64FX processor.

Note

- Because of the different compilers in Fortran, C/C++, Trad Mode and Clang Mode, there may be different tuning methods or no corresponding tuning method.
- In the case of similar tuning methods in Trad Mode and Clang Mode, the tuning in Clang Mode is omitted.
- In addition to this document, also see the following:
 - Fortran User's Guide
 - C/C++ User's Guide
 - Programming Guide Processors
 - Programming Guide Integrated Programming Guide
 - Programming Guide Fortran
- This document was written with reference to the following documentation:
 - A64FX Logic Specifications
 - A64FX® Microarchitecture Manual
 - ARM® Architecture Reference Manual (ARMv8, ARMv8.1, ARMv8.2, ARMv8.3)
 - ARM® Architecture Reference Manual Supplement -The Scalable Vector Extension

Trademarks

2

- Linux[®] is a trademark or registered trademark of Linus Torvalds in the United States and other countries.
- Red Hat is a trademark or registered trademark of Red Hat Inc. in the United States and other countries.
- ARM is a trademark or registered trademark of ARM Ltd. in the United States and other countries.
- Proper names such as the product name mentioned are trademark or registered trademark of each company.
- Trademark symbols such as

 R and ™ may be omitted from system names and product names in this document.

Scope of This Document



The tuning of applications has the following aspects and corresponding points. This document describes CPU tuning and thread parallelization tuning.

	Scope of this do	cument			
	1-Core Tuning	Thread Parallelization Tuning	Process Parallelization Tuning	Ultra-High Parallelization Tuning	
Tuning points	 Reduce I/O Reduce operational amount Facilitate SIMDization Reduce memory access Improve cache usage 	 Increase parallelization ratio Increase parallelization granularity Reduce cost of synchronization between threads Equalize load balance 	 Increase parallelization ratio Increase parallelization granularity Reduce cost of communication between processes Equalize load balance 	 Increase parallelization ratio Increase parallelization granularity Reduce cost of communication between processes Equalize load balance Reduce global communication cost 	

Contents (1/2)



- Investigating Bottlenecks
 - <u>CPU Performance Analysis Report: Overview</u>
 - <u>CPU Performance Analysis Report: What is</u> <u>Cycle Accounting?</u>
 - Bottleneck Extraction Using Cycle Accounting
 - (Bandwidth) Bottleneck Extraction Using Various Busy Times
 - Tuning Methods Using Cycle Accounting
 - Tuning Map
- <u>1-Core Tuning</u>
- <u>Data Access Wait Time (Increased Data</u> <u>Locality)</u>
 - <u>Strip Mining</u>
 - Loop Blocking
 - Sector Cache
 - Loop Interchange
 - Loop Fusion
 - Array Merge (Indirect Access)
 - Array Dimension Shift
 - Unroll-and-Jam

- Data Access Wait Time (Hidden Latency)
 - Indirect Access Prefetch
 - Using Software Prefetch to Access Non-Sequential Data
 - Data Access Wait Time (Reduced Access Amount)
 - <u>High-Speed Store (ZFILL)</u>
- <u>Data Access Wait Time (Improved</u> <u>Thrashing)</u>
 - Padding That Increases Array Elements in the <u>First Dimension</u>
 - Padding That Increases Array Elements in the Second Dimension
 - Padding With Dummy Arrays

4

- Padding With Dummy Arrays (Arrays of <u>Different Sizes</u>)
- Array Merge (Improved Thrashing)
- Loop Fission (Improved Thrashing)
- Padding Using the Large Page Environment Variable

Contents (2/2)



- <u>Operation Wait</u> (Facilitation of SIMDization)
 - Loop Peeling
 - Loops With an Unclear Defining Relationship
 - Loops Containing Pointer Variables
- Operation Wait (Hidden Latency)
 - Loop Fission (Facilitation of software pipelining)
 - <u>Specifying the Appropriate Number of</u> <u>Unrolls and Suppressing Software Pipelining</u>
 - <u>Specifying the Number of Striping</u> (Interleaving) Expansions and Suppressing Software Pipelining
 - Software Pipelining in an Outer Loop
 - Rerolling
 - Loop Unswitching
- Microarchitecture-Dependent Bottlenecks
 - Avoiding the Scatter Store Instruction
 - Facilitating Gathering by the Gather Load Instruction
 - Avoiding Excessive SFI
 - Using the Multiple Structures Instruction

- Adjusting the Hardware Prefetch Distance
- SVE Vector Register Size (SIMD Width)
- Using the Half-Precision Real Type
- Thread Parallelization Tuning
- Improving the Thread Parallelization Ratio
 - Loops With an Unclear Relationship Between Definition and Citation
 - Loops Containing Pointer Variables
 - Loops With Data Dependency
- Improving Thread Parallelization Execution Efficiency
 - Improving False Sharing
 - Loops With Irregular Throughput
 - Parallelization in the Appropriate Parallelization <u>Dimension</u>
- Improving Execution Efficiency by Setting Large Pages
 - Specifying a Large Page Paging Policy
 - Changing the Lock Type
- <u>Reduced memory usage</u>
 - Rewriting OMP SINGLE to OMP MASTER



Investigating Bottlenecks



We recommend using the CPU performance analysis report to extract performance bottlenecks.

With the CPU performance analysis report, you can measure a rich variety of PA (Performance Analysis) events as shown below and also check the CPU operation states during application program execution.



7

CPU Performance Analysis Report: What is Cycle Accounting?



Cycle accounting is a means to analyze performance bottleneck factors.

The CPU performance analysis report displays cycle accounting information at the upper right.

Cycle accounting divides the total time (number of CPU cycles) taken to execute an application program into CPU operation states and shows this information graphically. Since CPU bottlenecks can be identified from the resulting graphs, you can finely analyze performance and fine-tune the program.



FUĴÎTSU

Identifying bottlenecks

Identifying bottlenecks is fundamental for tuning.

You can determine bottlenecks in the evaluated section after cycle accounting.



• Utilization for tuning

- What measures must be taken to improve bottlenecks?
- How much can they be improved?
- To answer these questions,

the people making the analysis should break down the section into loops.

(Bandwidth) Bottleneck Extraction Using Various Busy Times







Select a means of tuning, based on cycle accounting results.

The following figure shows the main means of tuning. For details, see the tuning map.

Execution time breakdown

Execution time (measured)

Facilitating optimization to reduce the number of instructions SIMDization Instruction Common subexpression elimination commit (operation execution) Facilitating instruction scheduling/software pipelining Loop unrolling and loop fission Loop unswitching Optimizing L1 cache usage Padding, array merge, loop fission, and loop fusion Hiding L2 cache latency L1 prefetch (stride/list access) Cache wait Optimizing L2 cache usage Loop blocking Loop fusion and outer loop unrolling Hiding memory latency Memory wait L2 prefetch (stride/list access)

Main means of tuning

Tuning Map: Classification and States



Bottleneck Classification	High Cost Seen on PA Graph	High Cost Seen in PA Information	Situation
	No instruction commit due to memory access for a floating-point load instruction	-	Memory latency is a bottleneck.
	No instruction commit due to memory access for an integer load instruction	-	
	No instruction commit because SP (store port) is full	-	The cost of store instructions is a bottleneck.
Memory bottleneck	No instruction commit because memory cache is busy	-	Memory throughput is a bottleneck.
	-	High memory busy rate	
	-	High L2 miss rate High L2 miss dm rate	Memory latency is a bottleneck.
	No instruction commit due to L2 cache access for a floating-point load instruction	-	L2 cache latency is a bottleneck.
	No instruction commit due to L2 cache access for an integer load instruction	-	
L2 cache bottleneck	-	High L2 busy rate	L2 cache throughput is a bottleneck.
	-	High L1D miss rate High L1D miss dm rate	L2 cache latency is a bottleneck.
	No instruction commit due to L1D cache access for a floating-point load instruction	-	L1 cache latency is a bottleneck.
L1 cache bottleneck	No instruction commit due to L1D cache access for an integer load instruction	-	
	-	High L1 busy rate	L1 cache throughput is a bottleneck.
	No instruction commit waiting for a floating- point instruction to be completed	-	Operation instruction latency is a bottleneck.
Scheduling bottleneck	No instruction commit waiting for an integer instruction to be completed	-	
Memory bottleneck	No instruction commit waiting for a branch instruction to be completed	-	A branch instruction is a bottleneck.
Parallelization bottleneck	Synchronous waiting time between threads	-	A part with no thread parallelization is a bottleneck.
Load imbalance bottleneck	Synchronous waiting time between threads	Large max-min difference in instruction balance	Load balance between threads is a bottleneck.
TLB bottleneck	-	High mDTLB miss rate	TLB misses or thrashing is a bottleneck.
	-	High uDTLB miss rate	TLB misses are a bottleneck.
Instruction fetch	No instruction commit waiting for an instruction to be fetched	-	Instruction cache misses or thrashing is a bottleneck.
Bottleneck due to number of instructions	Other instruction commit 4 instruction commit 5 instruction commit 2 instruction commit 1 instruction commit	-	The number of instructions is a bottleneck.
Other	No instruction commit for other reasons	-	PA data may not have been properly collected.



• Throughput bottlenecks

High Cost Seen on PA Graph	High Cost Seen in PA Information	Situation	Proposed Tuning
No instruction commit because memory cache is busy	-	Memory throughput is a bottleneck.	Improve the data access wait time. - Array dimension shift - Loop blocking - Strip Mining - High-speed store (ZFILL)
-	High memory busy rate	Memory throughput is a bottleneck.	Improve the data access wait time. - Array dimension shift - Loop blocking - Strip Mining - High-speed store (ZFILL)
-	High L2 miss rate High L2 miss dm rate	Memory latency is a bottleneck.	Improve the data access wait time. - Array dimension shift - Loop blocking - Strip Mining - Sector Cache - Prefetch-related improvement - Improved Thrashing
	High L2 busy rate	L2 cache throughput is a bottleneck.	Improve the data access wait time. - Array dimension shift - Loop blocking - Strip Mining
	High L1 busy rate	L1 cache throughput is a bottleneck.	Improve the data access wait time. - Algorithm review



• Latency bottlenecks

High Cost Seen on PA Graph	High Cost Seen in PA Information	Situation	Proposed Tuning		
No instruction commit due to memory access for a floating-point load instruction		Memory latency is a bottleneck.	Improve the data access wait time. - Array dimension shift - Prefetch-related improvement		
No instruction commit due to memory access for an integer load instruction			- Loop blocking		
No instruction commit due to L2 cache access for a floating-point load instruction		L2 cache latency is a bottleneck.	Improve the data access wait time. - Array dimension shift - Unroll-and-Jam		
No instruction commit due to L2 cache access for an integer load instruction			- Prefetch-related improvement		
-	High 1D miss rate High L1D miss dm rate		Improve the data access wait time. - Array dimension shift - Improved Thrashing		
No instruction commit due to L1D cache access for a floating-point load instruction		L1 cache latency is a bottleneck.	Improve instruction scheduling. Improve microarchitecture- dependent bottlenecks.		
No instruction commit due to L1D cache access for an integer load instruction					
No instruction commit waiting for a floating-point instruction to be completed		Operation instruction latency is a bottleneck.	Improve instruction scheduling.		
No instruction commit waiting for an integer instruction to be completed					



Bottleneck due to the number of instructions

High Cost Seen on PA Graph		High Cost Seen in PA Information	Situation	Proposed Tuning
nstruction commit	Other instruction commit		The number of instructions is a bottleneck.	Improve bottlenecks due to the number of instructions.
	4 instruction commit			- Facilitation of software pipelining
	3 instruction commit			- Inline expansion
	2 instruction commit			
	1 instruction commit			

• TLB bottlenecks

High Cost Seen on PA Graph	High Cost Seen in PA Information	Situation	Proposed Tuning
-	High mDTLB miss rate	TLB misses or thrashing is a bottleneck.	Improve TLB bottlenecks. - Thrashing elimination - Change of the area used - Optimization with the large page option
-	High uDTLB miss rate	TLB misses are a bottleneck.	Improve TLB bottlenecks. - Expansion of the page size

Tuning Map 4/4



Other

High Cost Seen on PA Graph	High Cost Seen in PA Information	Situation	Proposed Tuning
No instruction commit because SP (store port) is full		The cost of store instructions is a bottleneck.	Improve the data access wait time. - Array dimension shift - Prefetch-related improvement - High-speed store (ZFILL)
No instruction commit waiting for a branch instruction to be completed		A branch instruction is a bottleneck.	Improve instruction scheduling. - Elimination of IF statements - Masked SIMD
Synchronous waiting time between		A part with no thread parallelization is a bottleneck.	Improve thread parallelization.
threads	Large max-min difference in instruction balance	Load balance between threads is a bottleneck.	Improve the efficiency of parallel thread execution.
No instruction commit waiting for an instruction to be fetched		Instruction cache misses or thrashing is a bottleneck.	Improve instruction fetch. - Loop body reduction - Algorithm review - Thrashing elimination



1-Core Tuning

- Data Access Wait Time (Increased Data Locality)
- Data Access Wait Time (Hidden Latency)
- Data Access Wait Time (Reduced Access Amount)
- Data Access Wait Time (Improved Thrashing)
- Operation Wait (Facilitation of SIMDization)
- Operation Wait (Hidden Latency)

What is Data Locality?

FUĴTSU

Data locality refers to the degree that data reference and access are concentrated in a narrow range.

Data in cache memory is not effectively used when data locality is low, resulting in a high memory access load.

By improving data locality through source tuning, you can improve the data access wait time to reduce the memory access load.

18

The following means are effective at increasing data locality:

- Strip Mining
- Loop Blocking
- Sector Cache
- Loop Interchange
- Loop Fusion
- Array Merge (Indirect Access)
- Array Dimension Shift
- Unroll-and-Jam



Strip Mining

- What is Strip Mining?
- Strip Mining (Before Improvement)
- Effect of Strip Mining (Source Tuning)

What is Strip Mining?



Strip mining is a means to increase cache efficiency through fragmentation of a loop into smaller segments or strips.



Fortran Strip Mining (Before Improvement)



Array data cannot be fully cached and thus cannot be reused in Loop 2 because the number of iterations of Loop 1 is large. Consequently, the "No instruction commit because memory cache is busy" event occurs many times.



21

Fortran Effect of Strip Mining (Source Tuning)

Strip mining increases cache efficiency, resulting in improvement of the "No instruction commit because memory cache is busy" event.



C/C++ Strip Mining (Before Improvement)



Array data cannot be fully cached and thus cannot be reused in Loop 2 because the number of iterations of Loop 1 is large. Consequently, the "No instruction commit because memory cache is busy" event occurs many times.



DO NOT REDISTRIBUTE NOR DISCLOSE TO PUBLIC. Copyright 2023 FUJITSU LIMITED

C/C++ Effect of Strip Mining (Source Tuning)

FUĴITSU

Strip mining increases cache efficiency, resulting in improvement of the "No instruction commit because memory cache is busy" event.





Loop Blocking

- What is Loop Blocking?
- Loop Blocking (Before Improvement)
- Effect of Loop Blocking (Source Tuning)
- Adverse Effect on Hardware Prefetch

What is Loop Blocking?



Loop blocking executes source code divided by the specified blocking size in order to increase cache efficiency.

This can be considered as strip mining in two or more dimensions.





Array access (before improvement)

Memory is accessed every time i is updated because Array a has a stride access pattern. As a result, the data cached at a(1,1) is expelled before a(2,1) is accessed.



What is Loop Blocking?

Array access (after improvement) Block size: 96 x 16

The array is accessed one block at a time in loop blocking. As a result, cache efficiency increases because a(2,1) access now hits the cache.



a(1,1)	a(1,2)	a(1,3)	•••	a(1,96)	
a(2,1)	a(2,2)	a(2,3)	•••	a(2,96)	
:	Array d	lata	•••	:	
:	cached		•••	:	
a(32,1)	a(32,2)	a(32,3)	•••	a(32,96)	





Fortran Loop Blocking (Before Improvement)



Cache efficiency is low because Array a has a stride access pattern. Consequently, the "No instruction commit due to memory access for a floating-point load instruction" event occurs many times.



Fortran Effect of Loop Blocking (Source Tuning)

FUĴITSU

Loop blocking increases cache efficiency by reusing Array a data. The result is improvement of the "No instruction commit due to memory access for a floating-point load instruction" event.



C/C++ Loop Blocking (Before Improvement)

FUjitsu

Cache efficiency is low because Array a has a stride access pattern. Consequently, the "No instruction commit due to memory access for a floating-point load instruction" event occurs many times.



Cache	L1I miss rate (/Effective instruction)	Load-store instruction	L1D miss	L1D miss rate (/Load-store instruction)	L1D miss demand rate (%) (/L1D miss)	L1D miss hardware prefetch rate (%) (/L1D miss)	L1D miss software prefetch rate (%) (/L1D miss)	L2 miss	L2 miss rate (/Load-store instruction)	L2 miss demand rate (%) (/L2 miss)	L2 miss hardware prefetch rate (%) (/L2 miss)	L2 miss software prefetch rate (%) (/L2 miss)
Before	0.00	4.00E+08	1.28E+09	3.21	98.53%	1.47%	0.00%	1.33E+09	3.32	28.24%	73.08%	0.00%

C/C++ Effect of Loop Blocking (Source Tuning)

Loop blocking increases cache efficiency by reusing Array a data. The result is improvement of the "No instruction commit due to memory access for a floating-point load instruction" event.



DO NOT REDISTRIBUTE NOR DISCLOSE TO PUBLIC. Copyright 2023 FUJITSU LIMITED



- Loop blocking, outer loop prefetch, and other means have a negative impact on data continuity by reducing the block size, possibly disabling hardware prefetch. In such cases, you will need to use software prefetch.
- For details on how to specify software prefetch, see <u>Using Software Prefetch</u>.

Hardware prefetch

Hardware prefetches data by predicting data access based on the regularity of memory access by programs.

If there is a gap equal to or greater than one cache line between data, prefetch may fail.



• Software prefetch

Software (compiler) analyzes programs and prefetches data by generating a prefetch instruction. Alternatively, from a specified instruction line, it generates a prefetch instruction for the relevant part.



Sector Cache

- What is the Sector Cache?
- How to Use the Sector Cache
- Sector Cache: Case 1 (Before Improvement)
- Sector Cache: Case 1 (Source Tuning)
- Sector Cache: Case 2 (Before Improvement)
- Sector Cache: Case 2 (Source Tuning)

What is the Sector Cache?



The sector cache is a cache mechanism that can prevent non-reusable data from expelling reusable data from the cache. An application can allocate reusable data and non-reusable to different sectors. (Reusable arrays use Sector 1, and others use Sector 0.)



(*1) The L1D cache currently has 2 sectors. This specification is designed for easy use by customers.

Conceptual image of L2 cache usage



How to Use the Sector Cache (1/2)





<Purpose> To prevent Array a, which is reusable, from being expelled from the cache due to access to Arrays b and c during the loop


To use the sector cache, specify the following optimization control lines.

Optimization Specifier	Meaning	Optimization Control Line Specifiable?					
(Fortran)		By Program	By DO Loop	By Statement	By Array Assignment Statement		
SCACHE_ISOLATE_WAY(L2=n1[,L1=n2]) END_SCACHE_ISOLATE_WAY	Specifies the maximum number of ways for Sector 1 of the primary cache and secondary cache.	Yes	No	Yes	Νο		
SCACHE_ISOLATE_ASSIGN(array1[,array2]…) END_SCACHE_ISOLATE_ASSIGN	Specifies the arrays stored in Sector 1 of the cache.	Yes	No	Yes	No		
Optimization Specifier (C/C++)	Meaning	Ор	timization Specif	Control Li ïable?	ine		
scache_isolate_way(L2=n1[,L1=n2])	Specifies the maximum number of ways	global	procedure	loop	statement		
	for Sector 1 of the primary cache and	No	Yes	No	Yes		
end_scache_isolate_way	for Sector 1 of the primary cache and secondary cache.	No	Yes	Νο	Yes		

Note

In the secondary cache, the assistant core always uses two ways. Therefore, the ranges of values that can be specified in n1 and n2 are as follows:

 $0 \le n1 \le maximum$ number of ways of secondary cache - 2 $0 \le n2 \le maximum$ number of ways of primary cache

- For a CMG that contains an assistant core, the assistant core uses part (2 ways = 1 MiB) of the L2 cache. Therefore, for the CMG, the maximum number of ways of the secondary cache is 14 and the size is 7 MiB.
- Sector Cache optimization is not available in Clang Mode.

A64FX Specifications									
Number of CMGs 4									
L1I cache size	64 KiB/4 ways								
L1D cache size	64 KiB/4 ways								
L2 cache size	32 MiB/16 ways (8 MiB/CMG)								

Fortran Sector Cache: Case 1 (Before Improvement) FUJITSU

Array b data is expelled from the cache and thus cannot be reused. Consequently, the "No instruction commit due to L2 cache access for a floating-point load instruction" event occurs many times.

Source Before Improvement		[Seconds]					
66parameter(n=8*1024*1024, m=9*5167real*8 a(n), b(m), s	parameter(n=8*1024*1024, m=9*512*1024/8) real*8 a(n), b(m), s						
68 integer*8 c(n) 69 real*8 dummy1(140),dummy2(140) 70 common /data/a dummy1 c dummy2	b	1.2E+00					
71 <<< Loop-information Start >>>	Array size	1.0E+00	No instruction				
<<< [PARALLELIZATION] <<< Standard iteration count: 843	a: 64 MiB b: 4.5 MiB c: 64 MiB	8.0E-01	cache access for a floating-point load instruction				
<<< SIMD(VL: 8) <<< SOFTWARE PIPELINING(IPC: 2.66, ITR: 1	76, MVE: 4, POL: S)	6.0E-01					
<<< PREFETCH(HARD) Expected by compi <<< c, a	ler :	4.0E-01					
< Loop-information End >>> 72 1 pp $2v$ do i=1,n 73 1 p $2v$ $a(i) = a(i) + s * b(c(i))$		2.0E-01					
74 1 p 2v enddo		0.0E+00	Before				

Cache	L1I miss rate (/Effective instruction)	Load-store instruction	L1D miss	L1D miss rate (/Load-store instruction)	L1D miss demand rate (%)(/L1D miss)	L1D miss hardware prefetch rate (%)(/L1Dmiss)	L1D miss software prefetch rate (%)(/L1Dmiss)	L2 miss	L2 miss rate (/Load-store instruction)	L2 miss demand rate (%)(/L2 miss)	L2 miss hardware prefetch rate (%) (/L2 miss)	L2 miss software prefetch rate (%) (/L2 miss)
Before	0.00	4.76E+09	7.89E+08	0.17	0.89%	99.11%	0.00%	7.34E+08	0.15	0.77%	100.00%	0.00%
	Memory th (GB/	roughput /s)	Mon	ory thro	ughputi	ic bottlor	bock	Hiak		o miss r	ato	
Before		203.11	Men		uynput	S DOLLIEI	IECK	піуі			ale	

Fortran Sector Cache: Case 1 (Source Tuning)



Storing Array b in Sector 1 increases cache efficiency. The result is improvement of the "No instruction commit due to L2 cache access for a floating-point load instruction" event.



	L1I miss rate (/Effective instruction)	Load-store instruction	L1D miss	L1D miss rate (/Load-store instruction)	L1D miss demand rate (%)(/L1Dmiss)	L1D miss hardware prefetch rate (%)(/L1Dmiss)	L1D miss software prefetch rate (%)(/L1Dmiss)	L2 miss	L2 miss rate (/Load-store instruction)	L2 miss demand rate (%)(/L2 miss)	L2 miss hardware prefetch rate (%) (/L2 miss)	L2 miss software prefetch rate (%) (/L2 miss)
Before	0.00	4.76E+09	7.89E+08	0.17	0.89%	99.11%	0.00%	7.34E+08	0.15	0.77%	100.00%	0.00%
After	0.00	5.19E+09	7.93E+08	0.15	1.19%	98.81%	0.01%	5.99E+08	0.12	1.93%	99.69%	0.00%

	Memory throughput (GB/s)
Before	203.11
After	188.07

L2 misses reduced

DO NOT REDISTRIBUTE NOR DISCLOSE TO PUBLIC. Copyright 2023 FUJITSU LIMITED

C/C++ Sector Cache: Case 1 (Before Improvement) FUJITSU

Array b data is expelled from the cache and thus cannot be reused. Consequently, the "No instruction commit due to L2 cache access for a floating-point load instruction" event occurs many times.



Cache	L1I miss rate (/Effective instruction)	Load-store instruction	L1D miss	L1D miss rate (/Load-store instruction)	L1D miss demand rate (%) (/L1D miss)	L1D miss hardware prefetch rate (%) (/L1D miss)	L1D miss software prefetch rate (%) (/L1D miss)	e L2 miss	L2 miss rate (/Load-store instruction)	L2 miss demand rate (%) (/L2 miss)	L2 miss hardware prefetch rate (%) (/L2 miss)	L2 miss software prefetch rate (%) (/L2 miss)
Before	0.00	4.85E+09	7.89E+08	0.16	1.07%	98.92%	0.01%	% 7.39E+08	0.15	0.78%	100.00%	0.00%
Statistics	Men throu (GB	nory ghput S/s)					Г					1
Before		167.47	High	memor	y throu	ghput		High	n L2 cach	ne miss r	ate	

DO NOT REDISTRIBUTE NOR DISCLOSE TO PUBLIC. Copyright 2023 FUJITSU LIMITED

C/C++ Sector Cache: Case 1 (Source Tuning)



Storing Array b in Sector 1 increases cache efficiency. The result is improvement of the "No instruction commit due to L2 cache access for a floating-point load instruction" event.



Cache	L1I miss rate (/Effective instruction)	Load-store instruction	L1D miss	L1D miss rate (/Load-store instruction)	L1D miss demand rate (%) (/L1D miss)	L1D miss hardware prefetch rate (%) (/L1D miss)	L1D miss software prefetch rate (%) (/L1D miss)		L2 miss	L2 miss rate (/Load-store instruction)	dei (L2 miss mand rate (%) (/L2 miss)	L2 miss hardware prefetch rate (%) (/L2 miss)	L2 miss software prefetch rate (%) (/L2 miss)
Before	0.00	4.85E+09	7.89E+08	0.16	1.07%	98.92%	0.01%	(7.39E+08	0.15		0.78%	100.00%	0.00%
After	0.00	5.03E+09	7.91E+08	0.16	1.23%	98.78%	0.00%		5.48E+08	0.11	/	1.99%	98.64%	0.00%

Statistics	Memory throughput (GB/s)
Before	167.47
After	155.55

L2 misses reduced

Fortran Sector Cache: Case 2 (Before Improvement)

Array u data is expelled from the cache and thus cannot be reused. Consequently, the "No instruction commit because memory cache is busy" event occurs many times.



DO NOT REDISTRIBUTE NOR DISCLOSE TO PUBLIC. Copyright 2023 FUJITSU LIMITED

Fortran Sector Cache: Case 2 (Source Tuning)

Storing part of dimension k of Array u in Sector 1 increases cache efficiency. The result is improvement of the "No instruction commit because memory cache is busy" event.



C/C++ Sector Cache: Case 2 (Before Improvement) FUJITSU

Array u data is expelled from the cache and thus cannot be reused. Consequently, the "No instruction commit because memory cache is busy" event occurs many times.

Source Before Imp	provemen	nt		[Seco 5.0F-(onds])1			
107 for (iter=0: iter <niter: iter++){<="" th=""><th></th><th></th><th></th><th>4.5E-(</th><th>01</th><th></th><th></th><th></th></niter:>				4.5E-(01			
108#pragma omp parallel for private(i,j,k)	4.0E-(01						
109 p for(k=1;k<=n3-2; k++){					24			
<<< LOOP-INFORMATION START >>>				3.5E-0	JI			
<pre><< PREFETCH(HARD) Expected by com</pre>	npiler :			3.0E-0	01	_		
<<< (unknown)		Array	size	2.5E-(01			
<pre><<< Loop-information End >>> 110 p for(i=1:i<=n2-2:i++)</pre>	n1=452	unew:	60.5MB		-	No instr commit	uction due to	
<pre></pre>	n2=52	u: 60.	5MB	2.0E-0	01	memory busy	/ cache	
<<< [OPTIMIZATION]	113=322	rhs: 6	0.5MB	1.5E-0	01			
<<< SIMD(VL: 8)	TTD: 120 MV		`	1 OF-(11			
<pre><< SOFTWARE PIPELINING(IPC. 2.12, <<< PREFETCH(HARD) Expected by com</pre>	irk: 120, MV	E: 6, PUL: 5)	1.01-0	51			
<<< (unknown)	Prefe	erably, Ar	ray u is cach	ned ^{5.0E-(})2	_		
<<< Loop-information End >>>	so th	nat dimen	sions i and j	0.0E+0	00			
111 p v for($i=1;i<=n1-2;i++$){ 112 p v unew[k][i][i] =	of Ar	rray u are	reusable.			Pofe		
112 p t unov[x][j][i] = 113 ((u[k][j][i+1] + u[k][j][i-1]) * h	n1sqinv					Deru	ne	
114 +(u[k][j+1][i] + u[k][j-1][i]) *	h2sqinv	r				ſ	Т	Momory
115 +(u[k+1][j][i] + u[k-1][j][i]) *	h3sqinv		High memo	ry throug	hput —		Statistics	throughput (GB/s)
117 p v }		L					Before	173.23
118 p }						L2 miss	L2 miss	L2 miss
119 p }			Cache	L2 miss	L2 miss rate (/Load-store	demand rate	hardware prefetch rate	software prefetch rate
121 }					instruction)	miss)	(%) (/L2 miss)	(%) (/L2 miss)
			Before	2.46E+08	0.15	2.389	6 98.329	% 0.00%

C/C++ Sector Cache: Case 2 (Source Tuning)

Storing part of dimension k of Array u in Sector 1 increases cache efficiency. The result is improvement of the "No instruction commit because memory cache is busy" event.

	[Second	s]		
Source After Improvement	5.0E-01			
	4.5E-01		Effect of	
107 #pragma statement scache_isolate_way L2=13		T	1.14 tim	es
108 #pragma statement scache_isolate_assign u	4.0E-01			
109 for (iter=0; iter <niter; iter++){<="" th=""><th></th><th></th><th></th><th></th></niter;>				
110 #pragma omp parallel for private(i,j,k)	3.5E-01			
111 p for(k=1;k<=n3-2; k++){				
<<< Loop-information Start >>>	3.0E-01			
<<< [OPTIMIZATION]				
<>< PREFETCH(HARD) Expected by compiler :	2.5E-01	commit due to		
<<< (unknown)		memory cache busy		
<< Loop-Information End >>>	2.0E-01			
$\frac{112}{p} = \frac{101(j=1;j<=112-2;j++)}{101(j=1;j<=112-2;j++)}$. ==			
	1.5E-01			
	4 95 94			
<pre><< SOFTWARE PIPELINING(IPC: 2.12_ITR: 120_MVF: 8_POL: S)</pre>	1.0E-01			
Sof HVARE FILEERING(ILC. 2012) THE 120, HV210, FOELD)				
<<< (unknown)	5.0E-02			
<pre><<< Loop-information End >>> Array u reusability</pre>				
113 p v for(i=1;i<=n1-2;i++){	0.0E+00			
114 p v unew[k][j][i] =		Before	After	1
115 ((u[k][j][i+1] + u[k][j][i-1]) * h1sqinv			Ctatistic	Memory
116 +(u[k][j+1][i] + u[k][j-1][i]) * h2sqinv			Statistic	(GB/s)
117 +(u[k+1][j][i] + u[k-1][j][i]) * h3sqinv	L2 misse	es reduced	Before	173.2
118 -rhs[k][j][i]) * hhhinv;			After	167.4
119 p v }			L2 miss	L2 miss
120 p }		L2 miss rate de	L2 miss mand rate hardware	software
121 p }	Cache	L2 miss (/Load-store instruction)	(%) (/L2 prefetch rat	e prefetch rate (%) (/L2
122			miss) miss)	miss)
123 }	Before	2.46E+08 0.15	2.38% 98.32	% 0.00
124 #pragma statement end_scache_isolate_assign	After	1.99E+08 0.12	13.90% 86.99	% 0.00
125 #pragma statement end_scache_isolate_way	rF			5.000



Loop Interchange

- What is Loop Interchange? •
- Loop Interchange (Before Improvement) •
- Loop Interchange Tuning Details •
- Effect of Loop Interchange (Source Tuning) •

46

Loop interchange is a means to increase data access efficiency by changing the order of loops in a multi-loop task.

In Fortran, arrays are stored in column-major order. Therefore, operation will be faster when the order of loops is changed as shown below for sequential access.

(In C, arrays are stored in row-major order, so the order is reversed compared to Fortran.)



Points

- Note that if the number of iterations of the innermost loop is small, software pipelining may not be performed.
 However, if the innermost loop can be fixed at the SIMD length, software pipelining is performed in its outer loops.
- If the access direction is different between stored and loaded arrays, performance will increase more through sequential access to the stored array.

Note

• Loop interchange optimization is not available in Clang Mode.

Loop Interchange Tuning Details





Fortran Loop Interchange (Before Improvement)



Cache efficiency is low because Arrays b, c, and d have stride access patterns. Consequently, the "No instruction commit due to access for a floating-point load instruction" events occur many times.



Cac	he L1I miss rate (/Effective instruction)	Load-store instruction	L1D miss	L1D miss rate (/Load- store instruction)	L1D miss demand rate (%) (/L1D miss)	L1D miss hardware prefetch rate (%)(/L1Dmiss)	L1D miss software prefetch rate (%) (/L1Dmiss)	L2 miss	L2 miss rate (/Load-store instruction)	L2 miss demand rate (%)(/L2miss)	L2 miss hardware prefetch rate (%)(/L2miss)	L2 miss software prefetch rate (%) (/L2 miss)
Befo	ore 0.00	3.60E+08	3.89E+08	1.08	98.28%	1.72%	0.00%	1.07E+04	0.00	62.54%	46.87%	0.00%

Fortran Effect of Loop Interchange (Source Tuning)

Loop interchange increases cache efficiency through sequential access to arrays. The result is improvement of the "No instruction commit due to access for a floating-point load instruction" event.



C/C++ Loop Interchange (Before Improvement)



Cache efficiency is low because Arrays b, c, and d have stride access patterns. Consequently, the "No instruction commit due to access for a floating-point load instruction" events occur many times.



C/C++ Effect of Loop Interchange (Source Tuning)

Loop interchange increases cache efficiency through sequential access to arrays. The result is improvement of the "No instruction commit due to access for a floating-point load instruction" event.



DO NOT REDISTRIBUTE NOR DISCLOSE TO PUBLIC. Copyright 2023 FUJITSU LIMITED



Loop Fusion

- What is Loop Fusion?
- Loop Fusion (Before Improvement)
- Loop Fusion (Source Tuning)

What is Loop Fusion?



Loop fusion is a means to connect loops to achieve the following effects:

- Data localization: To reuse arrays
- Higher parallelism at instruction level: To increase the number of instructions in a loop to increase parallelism at the instruction level



- Points
- The compiler automatically fuses loops that have the same loop length.
- Software pipelining may not be facilitated when a loop contains too many operations.

Fortran Loop Fusion (Before Improvement)



Array data is not fully cached and cannot be reused in Loop 2 because Loop 1 has a large number of iterations. Consequently, the "No instruction commit because memory cache is busy" event occurs many times.



Fortran Loop Fusion (Source Tuning)



Loop fusion increases cache efficiency. The result is improvement of the "No instruction commit because memory cache is busy" event.



DO NOT REDISTRIBUTE NOR DISCLOSE TO PUBLIC. Copyright 2023 FUJITSU LIMITED

C/C++ Loop Fusion (Before Improvement)



Array data is not fully cached and cannot be reused in Loop 2 because Loop 1 has a large number of iterations. Consequently, the "No instruction commit because memory cache is busy" event occurs many times.



C/C++ Loop Fusion (Source Tuning)



Loop fusion increases cache efficiency. The result is improvement of the "No instruction commit because memory cache is busy" event.



DO NOT REDISTRIBUTE NOR DISCLOSE TO PUBLIC. Copyright 2023 FUJITSU LIMITED



Array Merge (Indirect Access)

59

- What is Array Merge?
- Array Merge (Before Improvement)
- Effect of Array Merge (Source Tuning)

What is Array Merge?



Array merge is a means to merge multiple arrays in the same loop into one only if they have a common access pattern. Data access becomes sequential, which increases cache efficiency.



Fortran Array Merge (Before Improvement)



Cache use efficiency is low (indirect access) because the L1D miss rate is high. Consequently, the "No instruction commit due to L2 cache access for a floating-point load instruction" event occurs many times.

1 parameter(n=2*1000*1000/8) 2 real*8 a(n),b(n),c(n),e(n),f(n),s 3 integer d(n) : 6.0E-01 14 1 s call sub(a,b,c,d,e,f,s,n) : 5.0E-01 25 subroutine sub(a,b,c,d,e,f, s, n) 26 real*8 a(n),b(n),c(n),e(n),f(n),s 27 integer d(n), ii 28	Source Before Improvement	[Seconds]
: 14 1 s call sub(a,b,c,d,e,f,s,n) : subroutine sub(a,b,c,d,e,f,s,n) 5.0E-01 25 subroutine sub(a,b,c,d,e,f,s,n) 5.0E-01 26 real*8 a(n),b(n),c(n),e(n),f(n),s 27 integer d(n), ii 4.0E-01 28	1 parameter(n=2*1000*1000/8) 2 real*8 a(n),b(n),c(n),e(n),f(n),s 3 integer d(n)	7.0E-01
: .:	: 14 1 s call sub(a,b,c,d,e,f,s,n)	6.0E-01
20 integer d(n), b(n), c(n), c(n	: 25 subroutine sub(a,b,c,d,e,f, s, n) 26 real*8 a(n) b(n) c(n) e(n) f(n) s	5.0E-01
29 !\$omp parallel do schedule (static,96) <<< Loop-information Start >>> <<< [OPTIMIZATION] <<< SIMD(VL: 8) 2 0E-01 Commit due to L2 cache access for a floating- point load instruction Commit due to L2 cache access for a floating- for a	27 integer d(n), ii 28	4.0E-01 No instruction
<pre>continue point load instruction </pre>	29 !\$omp parallel do schedule (static,96) <<< Loop-information Start >>>	3.0E-01 Commit due to L2 cache access for a floating-
<pre><< SOFTWARE PIPELINING(IPC: 1.07, ITR: 80, MVE: 3, POL: S)</pre>	<pre><< Continue cont</pre>	2.0E-01
<pre><<< PREFETCH(HARD) Expected by compiler : <<< d 1.0E-01 </pre>	<<< PREFETCH(HARD) Expected by compiler : <<< d	1.0E-01
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c} 30 & 1 & p & 2v \\ 31 & 1 & p & 2v \\ 31 & 1 & p & 2v \\ \end{array} \begin{array}{c} 3i & i = 1, n \\ ii = d(i) \end{array}$	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	Before

Cache	L1I miss rate (/Effective instruction)	Load-store instruction	L1D miss	L1D miss rate (/Load-store instruction)	L1D miss demand rate (%) (/L1D miss)	L1D miss hardware prefetch rate (%)(/L1Dmiss)	L1D miss software prefetch rate (%) (/L1Dmiss)	L2 miss	L2 miss rate (/Load-store instruction)	L2 miss demand rate (%) (/L2 miss)	L2 miss hardware prefetch rate (%)(/L2 miss)	L2 miss software prefetch rate (%)(/L2 miss)
Before	0.00	6.44E+08	1.27E+09	1.97	99.98%	0.01%	0.00%	4.82E+07	0.07	60.81%	50.33%	0.00%

Fortran Effect of Array Merge (Source Tuning)

Array merge increases cache efficiency by merging the list access arrays. The result is improvement of the "No instruction commit due to L2 cache access for a floating-point load instruction" event.



Cache	L1I miss rate (/Effective instruction)	Load-store instruction	L1D miss	L1D miss rate (/Load-store instruction)	L1D miss demand rate (%) (/L1D miss)	L1D miss hardware prefetch rate (%) (/L1Dmiss)	L1D miss software prefetch rate (%) (/L1D miss)	L2 miss	L2 miss rate (/Load-store instruction)	L2 miss demand rate (%)(/L2 miss)	L2 miss hardware prefetch rate (%)(/L2 miss)	L2 miss software prefetch rate (%)(/L2miss)
Before	0.00	6.44E+08	1.27E+09	1.97	99.98%	0.01%	0.00%	4.82E+07	0.07	60.81%	50.33%	0.00%
After	0.00	3.19E+08	2.97E+08	0.93	99.68%	0.32%	0.00%	1.58E+04	0.00	63.74%	54.78%	0.00%

C/C++ Array Merge (Before Improvement)



Cache use efficiency is low (indirect access) because the L1D miss rate is high. Consequently, the "No instruction commit due to L2 cache access for a floating-point load instruction" event occurs many times.

Source Before Improvement	[]	
Array declaration double a[250000]; double b[250000]; double c[250000];	8.0E-01 7.0E-01	
double e[250000]; double f[250000];	6.0E-01	
void sub(double (* restrict a),double (* restrict b), double (* restrict c),int (* restrict d),double (* restrict e), double (* restrict f),double s,int n) {	5.0E-01	nstruction mit due to
int i,ii;	4.0E-01	ache ess for a
<pre>#pragma omp parallel for schedule (static,96) <<< Loop-information Start >>> <<< [OPTIMIZATION] <<<< SIMD(VI + 8)</pre>	3.0E-01	instruction
<pre><< SOFTWARE PIPELINING(IPC: 1.33, ITR: 112, MVE: 4, POL: S) <<< PREFETCH(HARD) Expected by compiler :</pre>	2.0E-01	
<<< (unknown) <<< Loop-information End >>> p 2v for(i=0;i <n;i++) th="" {<=""><th>1.0E-01</th><th></th></n;i++)>	1.0E-01	
<pre>p 2v ii = d[i]; p 2v a[ii] = s / (s + f[ii] / (s + e[ii] / (b[ii] + s / c[ii]))); p 2v }</pre>	0.0E+00	Before

Cache	L1I miss rate (/Effective instruction)	Load-store instruction	L1D miss	L1D miss rate (/Load-store instruction)	L1D miss demand rate (%) (/L1D miss)	L1D miss hardware prefetch rate (%) (/L1D miss)	L1D miss software prefetch rate (%) (/L1D miss)	L2 miss	L2 miss rate (/Load-store instruction)	L2 miss demand rate (%) (/L2 miss)	L2 miss hardware prefetch rate (%) (/L2 miss)	L2 miss software prefetch rate (%) (/L2 miss)
Before	0.00	6.58E+08	1.27E+09	1.93	99.94%	0.06%	0.00%	4.24E+07	0.06	56.24%	56.98%	0.00%

C/C++ Effect of Array Merge (Source Tuning)

After

0.00

3.67E+08

2.94E+08



Array merge increases cache efficiency by merging the list access arrays. The result is improvement of the "No instruction commit due to L2 cache access for a floating-point load instruction" event.



76.45%

61.05%

0.00%

0.00

99.69%

0.30%

0.00%

1.41E+04

0.80



Array Dimension Shift

- What is Array Dimension Shift?
- Array Dimension Shift (Before Improvement)
- Effect of Array Dimension Shift (Source Tuning)
- Effect of Array Dimension Shift (Compiler Option Tuning)

What is Array Dimension Shift?

FUJITSU

Array dimension shift is a tuning method that changes the access dimension of an array to improve cache utilization.

As shown in the following example, shifting the changed dimension inward can increase cache use efficiency.



Store in cache ----▶Memory access order

Fortran Array Dimension Shift (Before Improvement) FUJITSU

Data locality for access in the innermost loop of Array a is low. Consequently, the "No instruction commit due to L2 cache access for a floating-point load instruction" event occurs.





Cache	L1I miss rate (/Effective instruction)	Load-store instruction	L1D miss	L1D miss rate (/Load-store instruction)	L1D miss demand rate (%) (/L1D miss)	L1D miss hardware prefetch rate (%) (/L1D miss)	L1D miss software prefetch rate (%) (/L1D miss)	L2 miss	L2 miss rate (/Load-store instruction)	L2 miss demand rate (%) (/L2 miss)	L2 miss hardware prefetch rate (%) (/L2 miss)	L2 miss software prefetch rate (%) (/L2 miss)
Before	0.00	2.12E+10	8.20E+08	0.04	78.62%	21.38%	0.00%	5.45E+03	0.00	87.63%	20.43%	0.00%

Fortran Effect of Array Dimension Shift (Source Tuning)

Array dimension shift increases data locality. The result is improvement of the "No instruction commit due to L2 cache access for a floating-point load instruction" event.



Cache

	L1I miss rate (/Effective instruction)	Load-store instruction	L1D miss	L1D miss rate (/Load-store instruction)	L1D miss demand rate (%) (/L1D miss)	L1D miss hardware prefetch rate (%) (/L1D miss)	L1D miss software prefetch rate (%) (/L1D miss)	L2 miss	L2 miss rate (/Load-store instruction)	L2 miss demand rate (%) (/L2 miss)	L2 miss hardware prefetch rate (%) (/L2 miss)	L2 miss software prefetch rate (%) (/L2 miss)
Before	0.00	2.12E+10	8.20E+08	0.04	78.62%	21.38%	0.00%	5.45E+03	0.00	87.63%	20.43%	0.00%
After	0.00	2.11E+10	7.39E+07	0.00	99.99%	0.01%	0.00%	4.12E+03	0.00	80.75%	32.43%	0.00%

C/C++ Array Dimension Shift (Before Improvement) FUJ

Data locality for access in the innermost loop of Array a is low. Consequently, the "No instruction commit due to L2 cache access for a floating-point load instruction" event occurs.



Cache	L1I miss rate (/Effective instruction)	Load-store instruction	L1D miss	L1D miss rate (/Load-store instruction)	L1D miss demand rate (%) (/L1D miss)	L1D miss hardware prefetch rate (%) (/L1D miss)	L1D miss software prefetch rate (%) (/L1D miss)	L2 miss	L2 miss rate (/Load-store instruction)	L2 miss demand rate (%) (/L2 miss)	L2 miss hardware prefetch rate (%) (/L2 miss)	L2 miss software prefetch rate (%) (/L2 miss)
Before	0.00	2.18E+10	8.20E+08	0.04	82.13%	17.87%	0.00%	1.49E+04	0.00	81.54%	38.68%	0.00%

C/C++ Effect of Array Dimension Shift (Source Tuning)



Array dimension shift increases data locality. The result is improvement of the "No instruction commit due to L2 cache access for a floating-point load instruction" event.





Cache	L1I miss rate (/Effective instruction)	Load-store instruction	L1D miss	L1D miss rate (/Load-store instruction)	L1D miss demand rate (%) (/L1D miss)	L1D miss hardware prefetch rate (%) (/L1D miss)	L1D miss software prefetch rate (%) (/L1D miss)	L2 miss	L2 miss rate (/Load-store instruction)	L2 miss demand rate (%) (/L2 miss)	L2 miss hardware prefetch rate (%) (/L2 miss)	L2 miss software prefetch rate (%) (/L2 miss)
Before	0.00	2.18E+10	8.20E+08	0.04	82.13%	17.87%	0.00%	1.49E+04	0.00	81.54%	38.68%	0.00%
After	0.00	2.09E+10	8.63E+07	0.00	99.97%	0.02%	0.00%	1.56E+04	0.00	86.83%	39.15%	0.00%

Fortran Effect of Array Dimension Shift (Compiler Option Tuning) FL

You can obtain an effect equivalent to that of source tuning by specifying the following compiler options (Fortran-specific).

Compiler Option	Functional Description
-Karray_subscript	Specifies a dimensional shift in an allocatable array of 4 or more dimensions or in an array of 4 or more dimensions with 10 or fewer elements in the last dimension and 100 or more elements in the other dimensions.
	-Karray_subscript_element=100, -Karray_subscript_elementlast=10,
	and -Karray_subscript_rank=4 too are enabled at the same time.
-Karray_subscript_element=N (2≦N≦2,147,483,647)	Specifies <i>N</i> or more as the number of elements in dimensions other than the last dimension in the array undergoing the dimensional shift. This option is valid when the -Karray_subscript option is enabled. However, this option is not valid for allocatable arrays.
-Karray_subscript_elementlast=N (2≦N≦2,147,483,647)	Specifies <i>N</i> or less as the number of elements in the last dimension in the array undergoing the dimensional shift. This option is valid when the - Karray_subscript option is enabled. However, this option is not valid for allocatable arrays.
-Karray_subscript_rank=N (2≦N≦30)	Specifies <i>N</i> or more as the number of dimensions in the array undergoing the dimensional shift. This option is valid when the -Karray_subscript option is enabled.

Use example (for source before improvement)
 \$frtpx -Kfast,parallel sample.f90

-Karray_subscript,array_subscript_rank=2,array_subscript_element=2

Note

- These options must be specified in all source code using the target array.
- The effect of the shift varies depending on the program.
- If not used correctly, computational results may vary.



Unroll-and-Jam

- What is Unroll-and-Jam?
- Unroll-and-Jam (Before Improvement)
- Effect of Unroll-and-Jam (Optimization Control Line Tuning)


Unroll-and-jam is the optimization to unroll an outer loop of a nested loop n times and jam the unrolled statements into the inner loop as loop fusion.



Unroll-and-jam promotes removing common expression and improves the execution performance. The increase of data stream and change of the order of data access may decrease the cache efficiency and the execution performance.

What is Unroll-and-Jam?



Specify the following optimization control lines.

Optimization	Mooring	Optimiz	Optimization Control Line Specifia					
Specifier (Fortran)	Meaning	By Program	By DO Loop	By Statement	By Array Assignment Statement			
UNROLL_AND_JAM[(n)]	Enables unroll-and-jam for loops to be as effectively optimized as determined for the loops. <i>n</i> is a decimal number (2 to 100) that represents the number of unrolls (multiplicity).	Yes	Yes	No	No			
UNROLL_AND_JAM_FO RCE[(<i>n</i>)]	Enables unroll-and jam. <i>n</i> is a decimal number (2 to 100) that represents the number of unrolls (multiplicity).	No	Yes	No	No			
NOUNROLL_AND_JAM	Disables unroll-and-jam.	Yes	Yes	No	No			

Optimization	Meaning	Optimization Control Line Specifiable?						
Specifier (C/C++)	Tier (C/C++)		procedure	loop	statement			
unroll_and_jam[(n)]	Enables unroll-and-jam for loops to be as effectively optimized as determined for the loops. <i>n</i> is a decimal number (2 to 100) that represents the number of unrolls (multiplicity).	Yes	Yes	Yes	No			
unrool_and_jam_force[(n)]	Enables unroll-and jam. <i>n</i> is a decimal number (2 to 100) that represents the number of unrolls (multiplicity).	No	No	Yes	No			
nounroll_and_jam	Disables unroll-and-jam.	Yes	Yes	Yes	No			

Note

- The UNROLL_AND_JAM specifier does not result in optimization in cases where no effect can be expected from optimization or there is data dependency across iterations.
- If the UNROLL_AND_JAM_FORCE specifier is mistakenly specified (there is data dependency across iterations), the execution results are not guaranteed.
- The innermost loop is not subject to unroll-and-jam.
- If the number of iterations of the innermost loop is small, cache use efficiency and execution performance may drop, depending on an increase in the number of data streams or changes in the data access sequence.
- Prefetch may compensate for an increase in cache misses, improving the situation.

What is Unroll-and-Jam?



You can obtain an effect equivalent to that of optimization control line tuning by specifying the following compiler option.

Compiler Option	Functional Description
-K{ unroll_and_jam[=N]	Specifies whether or not to perform unroll-and-jam optimization. You can specify a value from 2 to 100 in <i>N</i> to set the upper limit on the number of loop unrolls. If <i>N</i> is not specified, the compiler automatically decides the best value. The default is -Knounroll_and_jam.
nounroll_and_jam }	Applying unroll-and-jam facilitates the elimination of common expressions and may raise execution performance. However, an increase in the number of data streams or a change in the access sequence may decrease cache use efficiency, resulting in a decrease in execution performance.
2 ≦ <i>N</i> ≦ 100	In addition, the impact of unroll-and-jam optimization on execution performance varies from loop to loop. Therefore, we recommend not applying this optimization with the -Kunroll_and_jam[= <i>N</i>] option to an entire program but instead applying it with the optimization specifier UNROLL_AND_JAM or UNROLL_AND_JAM_FORCE to individual loops.

Use example (for source before improvement)

\$ frtpx -Kfast,parallel sample.f90 -Kunroll_and_jam

\$ fccpx -Kfast,parallel sample.c -Kunroll_and_jam

Note

Unroll-and jam optimization is not available in Clang Mode.

75

Fortran Unroll-and-Jam (Before Improvement)

FUJITSU

Cache use efficiency is low because the L1D miss rate is high. Consequently, the "No instruction commit due to L2 cache access for a floating-point load instruction" event occurs many times.



Fortran Effect of Unroll-and-Jam (Optimization Control Line Tuning)



Unroll-and-jam increases cache use efficiency, reducing the number of the L1D misses. The result is improvement of the "No instruction commit due to L2 cache access for a floating-point load instruction" event.



DO NOT REDISTRIBUTE NOR DISCLOSE TO PUBLIC. Copyright 2023 FUJITSU LIMITED

C/C++ Unroll-and-Jam (Before Improvement)

Cache use efficiency is low because the L1D miss rate is high. Consequently, the "No instruction commit due to L2 cache access for a floating-point load instruction" event occurs many times.



Cache	L1I miss rate (/Effective instruction)	Load-store instruction	L1D miss	L1D miss rate (/Load-store instruction)	L1D miss demand rate (%) (/L1D miss)	L1D miss hardware prefetch rate (%) (/L1D miss)	L1D miss software prefetch rate (%) (/L1D miss)	L2 miss	L2 miss rate (/Load-store instruction)	L2 miss demand rate (%) (/L2 miss)
Before	0.00	3.50E+09	3.68E+09	1.05	99.73%	0.26%	0.00%	1.16E+08	0.03	59.11%

C/C++ Effect of Unroll-and-Jam (Optimization Control Line Tuning)



Unroll-and-jam increases cache use efficiency, reducing the number of the L1D misses. The result is improvement of the "No instruction commit due to L2 cache access for a floating-point load instruction" event.





Data Access Wait Time (Hidden Latency)

- Indirect Access Prefetch
- Using Software Prefetch to Access Non-Sequential Data



Indirect Access Prefetch

- What is Prefetch?
- Indirect Access Prefetch (Optimization Control Line)
- Effect of Indirect Access Prefetch (Compiler Option Tuning)
- Indirect Access Prefetch (Before Improvement)
- Effect of Indirect Access Prefetch (Optimization Control Line Tuning)

What is Prefetch?



Prefetch is a mechanism that raises performance by loading data into the cache before the data is required by an executed instruction.



The two types of prefetch are hardware prefetch and software prefetch.

Hardware prefetch

Hardware prefetches data by predicting data access based on the regularity of memory access by programs.

The cache efficiency of a program may degrade significantly because data is also prefetched from areas not accessed by the program. In such cases, use software prefetch.





Specify the following optimization control line.

Optimization Specifier (Fortran)	Meaning	Optimization Control Line Specifiable?						
		By Program	By DO Loop	By Statement	By Array Assignment Statement			
PREFETCH	Enables the automatic prefetch function of the compiler.	Yes	Yes	No	No			

Optimization Specifier (C/C++)	Meaning	Opti	mization Specif	Control ïable?	Line
		global	procedure	loop	statement
prefetch	Enables the automatic prefetch function of the compiler.	Yes	Yes	Yes	No

Supplementary information

The prefetch optimization specifier is equivalent to specifying the following compiler option:

-Kprefetch_sequential,prefetch_stride,prefetch_indirect,prefetch_conditional, prefetch_cache_level=all

Note

Prefetch with the compiler option -Kprefetch_sequential, -Kprefetch_stride, -Kprefetch_indirect, or -Kprefetch_conditional enabled may degrade execution performance, depending on the cache efficiency of loops, whether they have any branches, and the complexity of subscripts.

83



You can obtain an effect equivalent to that of optimization control line tuning by specifying the following compiler option.

Compiler Option	Functional Description
-Kprefetch_indirect	Specifies whether or not to generate an object using a prefetch instruction for the array data that is used in a loop and accessed indirectly (list-accessed).
	This option is valid when the -O1 or higher option is enabled.
	The default is -Kprefetch_noindirect.

Use example (for source before improvement)

\$ frtpx -Kfast,parallel sample.f90 -Kprefetch_indirect

\$ fccpx -Kfast,parallel sample.c -Kprefetch_indirect

Note

Although data is prefetched, the intended effect may not be obtained depending on the cache efficiency of loops, whether they have any IF clauses, and the complexity of subscripts.

Indirect prefetch optimization is not available in Clang Mode.

Fortran Indirect Access Prefetch (Before Improvement)

Latency is apparent in memory access because the recommended option does not generate prefetch in cases of indirect access (list access). Consequently, the "No instruction commit due to L2 cache access for a floating-point load instruction" event occurs many times.



Fortran Effect of Indirect Access Prefetch (Optimization Control Line Tuning)





C/C++ Indirect Access Prefetch (Before Improvement)

FUJITSU

Latency is apparent in memory access because the recommended option does not generate prefetch in cases of indirect access (list access). Consequently, the "No instruction commit due to L2 cache access for a floating-point load instruction" event occurs many times.



C/C++ Effect of Indirect Access Prefetch (Optimization Control Line Tuning)



Specify the prefetch specifier to generate prefetch for indirect access (list access). The result is improvement of the "No instruction commit due to L2 cache access for a floating-point load instruction" event.



Cache	L1I miss rate (/Effective instruction)	Load-store instruction	L1D miss	L1D miss rate (/Load-store instruction)	L1D miss demand rate (%) (/L1D miss)	L1D miss hardware prefetch rate (%) (/L1D miss)	L1D miss software prefetch rate (%) (/L1D miss)	L2 miss	L2 miss rate (/Load-store instruction)	L2 miss demand rate (%) (/L2 miss)	L2 miss hardware prefetch rate (%) (/L2 miss)	L2 miss software prefetch rate (%) (/L2 miss)
Before	0.00	8.65E+09	3.78E+09	0.44	98.01%	1.999	6 0.00%	4.30E+08	0.05	47.96%	100.00%	0.00%
After	0.00	1.70E+10	3.83E+09	0.22	2.99%	2.949	6 94.08%	1.70E+09	0.10	1.80%	6.41%	91.79%



Using Software Prefetch to Access Non-Sequential Data

- Using Software Prefetch to Access Non-Sequential Data
- Using Software Prefetch to Access Non-Sequential Data (Before Improvement)
- Using Software Prefetch to Access Non-Sequential Data (1) (Optimization Control Line Tuning)
- Using Software Prefetch to Access Non-Sequential Data (2) [Recommended] (Optimization Control Line Tuning)

89

Using Software Prefetch to Access Non-Sequential Data FUJITSU

Cache misses occur easily with hardware prefetch in accessing non-sequential data or data with short sequential parts. In such cases, use software prefetch to raise performance.

To use software prefetch, use either the **PREFETCH_READ** and **PREFETCH_WRITE specifiers**, which are described later, or the following compiler options.

Compiler Option	Functional Description
-Kprefetch_sequential =auto	Sets the compiler to automatically select whether to use hardware prefetch or output a prefetch instruction for the array data used in a loop and accessed sequentially. This option is valid when the -O1 or higher option is enabled. If the -O2 or higher option is enabled, the default is -Kprefetch_sequential=auto.
-Kprefetch_sequential =soft	Outputs a prefetch instruction for the array data used in a loop and accessed sequentially, rather than using hardware prefetch. This option is valid when the -O1 or higher option is enabled.
-Kprefetch_nosequent ial	Generates an object, rather than using a prefetch instruction, for the array data used in a loop and accessed sequentially. If the -O0 or -O1 option is enabled, the default is - Kprefetch_nosequential.

Fortran Using Software Prefetch to Access Non-Sequential Data



Specify the PREFETCH_READ and PREFETCH_WRITE specifiers as described below.

Optimization Specifier	Meaning		Optimization Control Line Specifiable?				
			By DO loop	By Statement	By Array Assignment Statement		
PREFETCH_READ(name[,level={1 2}][,st rong={0 1}])	Specifies that a prefetch instruction be generated for the referenced data. <i>name</i> is an array element name, <i>level</i> is the cache level used for prefetch, and <i>strong</i> is whether or not to perform strong prefetch.	Yes	No	Yes	No		
PREFETCH_WRITE(name[,level={1 2}][, strong={0 1}])	Specifies that a prefetch instruction be generated for the defined data.	Yes	No	Yes	No		



Using Built-in Prefetch to Access Non-C/C++ **Sequential Data**



Built-in prefetch function is used as described below. Refer to the GNU C/C++ compiler websites for specifications.



Fortran Using Software Prefetch to Access Non-Sequential Data (Before Improvement)

Access is not sequential because the number of iterations of the innermost loop is small and the array size is larger than the number of iterations. The cost of prefetch startup is quite apparent in normal prefetch. Consequently, the "No instruction commit due to access for a floating-point load instruction" event occurs many times.



Fortran Using Software Prefetch to Access Non-Sequential FU Data (1) (Optimization Control Line Tuning)

Use the PREFETCH_READ and PREFETCH_WRITE specifiers to generate prefetch for arrays in the outer loops to hide the prefetch startup cost. The result is improvement of the "No instruction commit due to L2 cache access for an integer load instruction" event.



Fortran Using Software Prefetch to Access Non-Sequential Data (2) [Recommended] (Optimization Control Line Tuning)

You can reduce the number of instructions of the innermost loop and raise performance by specifying the PREFETCH_READ and PREFETCH_WRITE specifiers for an array in an outer loop.



C/C++ Using Built-in Prefetch to Access Non-Sequential Data (Before Improvement)



Access is not sequential because the number of iterations of the innermost loop is small and the array size is larger than the number of iterations. The cost of prefetch startup is quite apparent in normal prefetch. Consequently, the "No instruction commit due to access for a floating-point load instruction" event occurs many times.



C/C++ Using Built-in Prefetch to Access Non-Sequential Data (1) (Optimization Control Line Tuning)



Use the built-in prefetch functions to generate prefetch for arrays in the outer loops to hide the prefetch startup cost. The result is improvement of the "No instruction commit due to L2 cache access for an integer load instruction" event.



DO NOT REDISTRIBUTE NOR DISCLOSE TO PUBLIC. Copyright 2023 FUJITSU LIMITED

C/C++ Using Built-in Prefetch to Access Non-Sequential Data (2) [Recommended] (Optimization Control Line Tuning)

You can reduce the number of instructions of the innermost loop and raise performance by specifying the built-in prefetch functions for an array in an outer loop. [Seconds]





Data Access Wait Time (Reduced Access Amount)

• High-Speed Store (ZFILL)



High-Speed Store (ZFILL)

- What is High-Speed Store (ZFILL)?
- ZFILL (Before Improvement)
- Effect of ZFILL (Optimization Control Line Tuning)

What is High-Speed Store (ZFILL)?

What is high-speed store (ZFILL)?

ZFILL is a function that secures a cache line (containing undefined values) for writing in the cache. The function can reduce cache line read from memory to improve the performance of a program whose bottleneck is memory throughput.

- Operating conditions
 - The array to be stored has no dependency across iterations.
 - Arrays with definitions have no references.
 - Memory access is sequential.

Example: DOI = 1, NA(I) = B(I) + C(I)FND DO



101



What is ZFILL? (1/2)

Specify the following optimization control lines.

Optimization Specifier	Meaning	Optimization Control Line Specifiable?					
(Fortran)		By Program	By DO Loop	By Statement	By Array Assignment Statement		
ZFILL[(<i>m1</i>)]	Specifies that a ZFILL instruction be generated. <i>m1</i> is a decimal number (1 to 100) representing the number of cache lines.	Νο	Yes	Νο	Yes		
NOZFILL	Specifies that no ZFILL instruction be generated.	No	Yes	No	Yes		

Optimization Specifier	Meaning	Optimization Control Line Specifiable?					
		global	procedure	loop	statement		
zfill[(m1)]	Specifies that a ZFILL instruction be generated. <i>m1</i> is a decimal number (1 to 100) representing the number of cache lines.	No	No	Yes	Νο		
nozfill	Specifies that no ZFILL instruction be generated.	No	No	Yes	No		

Note

- The ZFILL instruction is output for the array data stored in a loop. However, it is not output for arrays with references in the same loop, arrays that are not sequentially accessed, and arrays stored under IF statements.
- No prefetch instruction to the secondary cache is output when the ZFILL instruction is output.
- To definitely store the loop together with the cache line secured by the ZFILL instruction, the loop is transformed. Consequently, the following optimizations cannot be applied. This may degrade execution performance.
 - Loop unrolling
 - Loop striping
- Execution performance may also degrade in the following cases:
 - Loop with a small number of iterations
 - Data is in the primary or secondary cache

What is ZFILL? (2/2)



You can obtain an effect equivalent to that of optimization control line tuning by specifying the following compiler option.

Compiler Option	Functional Description
-K{ zfill[= <i>N</i>] nozfill } 1 ≦ <i>N</i> ≦ 100	Specifies that an instruction (ZFILL instruction) be generated for the array data written only in a loop in order to secure a cache line for writing in the cache rather than loading data from memory. Specify <i>N</i> to target the data located <i>N</i> cache lines ahead of the ZFILL instruction. You can specify <i>N</i> in a range from 1 to 100. If <i>N</i> is not specified, the compiler automatically decides a value. This option is valid when -O2 or higher option is enabled. The default is -Knozfill.

Use example (for source before improvement)

\$ frtpx -Kfast, parallel sample.f90 -Kzfill

\$ fccpx -Kfast,parallel sample.f90 -Kzfill

Fortran ZFILL (Before Improvement)

Memory throughput is a bottleneck because the memory access load of the program is high. Consequently, the data access wait time is long.





Cache

	L1I miss rate (/Effective instruction)	Load-store instruction	L1D miss	L1D miss rate (/Load-store instruction)	L1D miss demand rate (%) (/L1D miss)	L1D miss hardware prefetch rate (%) (/L1D miss)	L1D miss software prefetch rate (%) (/L1D miss)	L2 miss	L2 miss rate (/Load-store instruction)	L2 miss demand rate (%) (/L2 miss)	L2 miss hardware prefetch rate (%) (/L2 miss)	L2 miss software prefetch rate (%) (/L2 miss)
Before	0.00	3.90E+08	9.39E+07	0.24	27.78%	72.21%	0.01%	9.38E+07	0.24	12.72%	88.66%	0.00%

	Memory Throughput (GB/s)	
Before	211.59	

Memory throughput is bottleneck

оттепеск

Fortran Effect of ZFILL (Optimization Control Line Tuning)

Specify the ZFILL specifier to eliminate cache line reading from memory according to a store instruction and to reduce the number of L2 misses. This results in an improved data access wait time.



Number of L2 misses reduced by 1/3, though memory throughput is still bottleneck even after improvement

211.59

209.96

Before

After



The data access wait time is long because the memory access load of the program is high.

	Source Before Improvement
38	void sub(double * restrict a, double * restrict b, double * restrict c, double d, int n){
39	int i:
40	
41	#pragma omp parallel for
74	#prograd on p por anci 101
	<<< Loop-Information Start >>>
	<<< [OPTIMIZATION]
	<<< SIMD(VL: 8)
	<pre><< SOFTWARE PIPELINING(IPC: 3.25, ITR: 144, MVE: 4, POL: S)</pre>
	<<< PREFETCH(HARD) Expected by compiler :
	<<< (unknown)
	<<< Loop-information End >>>
42	p 2v for $(i = 0; i < n; i++)$
43	p 2v a[i] = b[i] + c[i]*d;
44	n 2v
45	}



Before

Cache	L1I miss rate (/Effective instruction)	Load-store instruction	L1D miss	L1D miss rate (/Load-store instruction)	L1D miss demand rate (%) (/L1D miss)	L1D miss hardware prefetch rate (%) (/L1D miss)	L1D miss software prefetch rate (%) (/L1D miss)	L2 miss	L2 miss rate (/Load-store instruction)	L2 miss demand rate (%) (/L2 miss)	L2 miss hardware prefetch rate (%) (/L2 miss)	L2 miss software prefetch rate (%) (/L2 miss)
Before	0.00	3.95E+08	9.40E+07	0.24	41.24%	58.75%	0.01%	9.39E+07	0.24	19.15%	83.83%	0.00%

Statistics	Memory throughput (GB/s)
Before	175.68

C/C++ Effect of ZFILL (Optimization Control Line Tuning)



Specify the ZFILL specifier to eliminate cache line reading from memory according to a store instruction and to reduce the number of L2 misses. This results in an improved data access wait time.



Cache	L1I miss rate (/Effective instruction)	Load-store instruction	L1D miss	L1D miss rate (/Load-store instruction)	L1D miss demand rate (%) (/L1D miss)	L1D miss hardware prefetch rate (%) (/L1D miss)	L1D miss software prefetch rate (%) (/L1D miss)	L	.2 miss	L2 n (/Lo inst	niss rate ad-store ruction)	L2 miss demand rate (%) (/L2 miss)	L2 miss hardware prefetch rate (%) (/L2 miss)	L2 miss software prefetch rate (%) (/L2 miss)
Before	0.00	3.95E+08	9.40E+07	0.24	41.24%	58.75%	0.01%	1	9.39E+07		0.24	19.15%	83.83%	0.00%
After	0.00	4.31E+08	9.40E+07	0.22	30.94%	35.79%	33.27%		6.26E+07	\mathcal{I}	0.15	4.59%	95.79%	0.00%

Statistics	Memory throughput (GB/s)
Before	175.68
After	170.27

Number of L2 misses reduced by 1/3

DO NOT REDISTRIBUTE NOR DISCLOSE TO PUBLIC. Copyright 2023 FUJITSU LIMITED

107



Data Access Wait Time (Improved Thrashing)

- What is Cache Thrashing?
- Padding That Increases Array Elements in the First Dimension
- Padding That Increases Array Elements in the Second Dimension
- Padding With Dummy Arrays
- Padding With Dummy Arrays (Arrays of Different Sizes)
- Array Merge (Improved Thrashing)
- Loop Fission (Improved Thrashing)
- Padding Using the Large Page Environment Variable
What is Cache Thrashing?







Padding

- What is Padding?
- Padding That Increases Array Elements in the First Dimension
- Padding That Increases Array Elements in the Second Dimension
- Padding With Dummy Arrays
- Padding With Dummy Arrays (Arrays of Different Sizes)

What is Padding?



Padding is a means to insert a dummy area between arrays or into an array.





Padding That Increases Array Elements in the First Dimension

- Padding That Increases Array Elements in the First Dimension (Before Improvement)
- Padding That Increases Array Elements in the First Dimension (After Improvement)
- Effect of Padding That Increases Array Elements in the First Dimension (Compiler Option Tuning)

Fortran Padding That Increases Array Elements in the First Dimension (Before Improvement)

Each stream of Array a is on a 16 KB boundary. L1D cache thrashing occurs. Consequently, the "No instruction commit due to L2 cache access for a floating-point load instruction" event occurs many times.



Fortran Padding That Increases Array Elements in the First Dimension (After Improvement)

Add padding (+1) to the first dimension of each stream of Array a to prevent L1D cache thrashing. The result is improvement of the "No instruction commit due to L2 cache access for a floating-point load instruction" event.



C/C++ Padding That Increases Array Elements in the Final Dimension (Before Improvement)



Each stream of Array a is on a 16 KB boundary. L1D cache thrashing occurs. Consequently, the "No instruction commit due to L2 cache access for a floating-point load instruction" event occurs many times.



Before

					,		High L1D miss rates despite sequential array access -> L1D cache thrashing occurs							
Cache	L1I miss rate (/Effective instruction)	Load-store instruction	L1D miss	L1D miss rate (/Load-store instruction)	L1D miss demand rate (%) (/L1D miss)	L1D miss hardware prefetch rate (%) (/L1D miss)	L1D miss software prefetch rate (%) (/L1D miss)	L2 miss	L2 miss rate (/Load-store instruction)	L2 miss demand rate (%) (/L2 miss)	L2 miss hardware prefetch rate (%) (/L2 miss)	L2 miss software prefetch rate (%) (/L2 miss)		
Before	0.00	3.08E+09	1.33E+09	0.43	68.32%	31.68%	0.00%	2.65E+04	0.00	49.48%	60.25%	0.00%		

C/C++ Padding That Increases Array Elements in the Final Dimension (After Improvement)



Add padding (+1) to the final dimension of each stream of Array a to prevent L1D cache thrashing. The result is improvement of the "No instruction commit due to L2 cache access for a floating-point load instruction" event.

		Source After Improvement	
30		void sub(void){ Array declaration double a follocition	
31		int i, j; double a[8][256][257];	
32 33		<pre>#pragma omp parallel for collaps <<< Loop-information Start >>> <<< [OPTIMIZATION] </pre> Shift from the 16 KB boundary by increasing (+1) the elements of th final dimension of array	e
			a.
		<pre><<< SOFTWARE PIPELINING(IPC: 2.66, ITR: 104, MVE: 7, POL: </pre>	5)
		<<< PREFETCH(HARD) Expected by compiler :	
		<<< a	
		<<< Loop-information End >>>	
34	р	v for (j = 0; j < m; j++){	
35	р	v for (i = 0; i < n; i++){	
36	р	v a[7][j][i] = a[0][j][i] + a[1][j][i] + a[2][j][i] +	
		a[3][j][i] + a[4][j][i] + a[5][j][i] + a[6][j][i];	
37	р	v }	
38	р	v }	
39		}	



L1D misses reduced Note An overly large padding count may have a negative in on data continuity, disabling hardware prefetch.										e impact		
Cache	L1I miss rate (/Effective instruction)	Load-store instruction	L1D miss	L1D miss rate (/Load-store instruction)	L1D miss demand rate (%) (/L1D miss)	L1D miss hardware prefetch rate (%) (/L1D miss)	L1D miss software prefetch rate (%) (/L1D miss)	L2 miss	L2 miss rate (/Load-store instruction)	L2 miss demand rate (%) (/L2 miss)	L2 miss hardware prefetch rate (%) (/L2 miss)	L2 miss software prefetch rate (%) (/L2 miss)
Before	0.00	3.08E+09	1.33E+09	0.43	68.32%	31.68%	0.00%	2.65E+04	0.00	49.48%	60.25%	0.00%
After	0.00	2.67E+09	4.60E+08	0.17	8.50%	91.50%	0.00%	2.26E+04	0.00	22.14%	83.91%	0.00%

Fortran Effect of Padding That Increases Array Elements in FUJITSU the First Dimension (Compiler Option Tuning)

You can obtain an effect equivalent to that of source tuning by specifying the following compiler options (Fortran-specific).

Compiler Option	Functional Description						
-Karraypad_const[=N]	Pads <i>N</i> elements in arrays whose 1st dimension has an explicit						
(1≦ <i>N</i> ≦2,147,483,647)	expression. If <i>N</i> is not specified, the compiler decides the amount of padding for each target array. The purpose of padding is to create a gap in an array.						
-Karraypad_expr= <i>N</i>	Pads <i>N</i> elements in arrays whose 1st dimension has an explicit						
(1≦ <i>N</i> ≦2,147,483,647)	bound expression is a constant expression.						

Use example (for source before improvement)

\$ frtpx -Kfast,parallel sample.f90 -Karraypad_expr=1

Padding is applied to the automatically selected target arrays.

Note

- These options must be specified for all source code using a target array.
- The effect of padding varies depending on the program.
- If not used correctly, computational results may differ.
- The -Karraypad_const [=N] and -Karray_expr=N options cannot be specified at the same time.

117



Padding That Increases Array Elements in the Second Dimension

- Case of No Improvement by Padding That Increases Array Elements in the First Dimension
- Padding That Increases Array Elements in the Second Dimension
- Padding That Increases Array Elements in the Second Dimension (Before Improvement)
- Effect of Padding That Increases Array Elements in the Second Dimension (Source Tuning)

Case of No Improvement by Padding That Increases Array Elements in the First Dimension



Depending on the array size, adding padding (+1) to array elements in the first dimension may not result in improvement.



Padding That Increases Array Elements in the Second Dimension

L1D cache thrashing is prevented by adding padding (+1) to the second dimension to destroy 16 KB boundaries.



Padding That Increases Array Elements in the Fortran Second Dimension (Before Improvement)

Each stream of Array a is on a 16 KB boundary. L1D cache thrashing occurs. Consequently, the "No instruction commit due to L2 cache access for a floating-point load instruction" event occurs many times.



L2 miss

miss)

39.65%

L2 miss

software

(%) (/L2

miss)

0.00%

Fortran Effect of Padding That Increases Array Elements in the Second Dimension (Source Tuning)





72.77%

0.00

33.09%

0.00%

48.98%

0.00% 9.13E+03

0.33

51.02%

0.00 3.26E+08 1.07E+08

After

C/C++ Padding That Increases Array Elements in the Second Dimension (Before Improvement)



Each stream of Array a is on a 16 KB boundary. L1D cache thrashing occurs. Consequently, the "No instruction commit due to L2 cache access for a floating-point load instruction" event occurs many times.



						[High L1D miss rates despite sequential array access -> L1D cache thrashing occurs							
Cache	L1I miss rate (/Effective instruction)	Load-store instruction	L1D miss	L1D miss rate (/Load-store instruction)	L1D miss demand rate (%) (/L1D miss)	L1D miss hardware prefetch rate (%) (/L1D miss)	L1D miss software prefetch rate (%) (/L1D miss)	L2 miss	L2 miss rate (/Load-store instruction)	L2 miss demand rate (%) (/L2 miss)	L2 miss hardware prefetch rate (%) (/L2 miss)	L2 miss software prefetch rate (%) (/L2 miss)		
Before	0.00	3.92E+08	1.66E+08	0.42	68.39%	31.61%	0.00%	2.04E+04	0.00	39.77%	72.33%	0.00%		

C/C++ Effect of Padding That Increases Array Elements in the Second Dimension (Source Tuning)



Add padding (+1) to the second dimension of each stream of Array a to prevent L1D cache thrashing. The result is improvement of the "No instruction commit due to L2 cache access for a floating-point load instruction" event.



Before

After

L1D	miss	es re	duc	ed
			uuu	cu

					/	1							
Cache	L1I miss rate (/Effective instruction)	Load-store instruction	L1D miss	L1D miss rate (/Load-store instruction)	L1D miss demand rate (%) (/L1D miss)	L1D hard prefeto (%) (mis	miss ware ch rate (/L1D ss)	L1D miss software prefetch rate (%) (/L1D miss)	L2 miss	L2 miss rate (/Load-store instruction)	L2 miss demand rate (%) (/L2 miss)	L2 miss hardware prefetch rate (%) (/L2 miss)	L2 miss software prefetch rate (%) (/L2 miss)
Before	0.00	3.92E+08	1.66E+08	0.42	68.399	%	31.61%	0.00%	2.04E+04	0.00	39.77%	72.33%	0.00%
After	0.00	3.44E+08	1.07E+08	0.31	51.129	%	48.88%	0.00%	2.21E+04	0.00	19.24%	84.94%	0.00%



Padding With Dummy Arrays

- Padding With Dummy Arrays (Before Improvement)
- Padding With Dummy Arrays (Source Tuning)
- Effect of Padding With Dummy Arrays (Compiler Option Tuning)

Fortran Padding With Dummy Arrays (Before Improvement)



Each array is on a 16 KB boundary. L1D cache thrashing occurs. Consequently, the "No instruction commit due to L2 cache access for a floating-point load instruction" event occurs many times.



Fortran Padding With Dummy Arrays (Source Tuning) FUI

Shift arrays from 16 KB boundaries by adding dummy arrays between them to prevent L1D cache thrashing. The result is improvement of the "No instruction commit due to L2 cache access for a floating-point load instruction" event.



127

C/C++ Padding With Dummy Arrays (Before Improvement)



Each array is on a 16 KB boundary. L1D cache thrashing occurs. Consequently, the "No instruction commit due to L2 cache access for a floating-point load instruction" event occurs many times.

	Source After Improvement								
35 36 37 38	<pre>void sub(void){ int i, j; #pragma omp parallel for collapse(2) <<< Loop-information Start >>> <<< [OPTIMIZATION] 1414 CIMP(W+ 2)</pre>	Array declaration double a[256][256], b[256][256], c[256][256], d[256][256], e[256][256], f[256][256], g[256][256], h[256][256]; Array size 256×256×8B= 32×16 KB(16 KB boundary)							
	<pre><< SIMD(VL: 8) <<< SOFTWARE PIPELINING(IPC: 2.0 <<< PREFETCH(HARD) Expected by c</pre>	56, ITR: 104, MVE: 7, POL: S) compiler :							
	<<< b, c, f, e, g, h, d, a								
39 p	v for (j = 0; j < m; j++){								
40 p	v for (i = 0; i < n; i++){								
41 p	p v a[j][i] = b[j][i] + c[j][i] + d[j][i] + e[j][i] + f[j][i] + g[j][i] + h[j][i];								
42 p	v }								
43 p	v }								
44	}								



Before

							High L1D miss rates despite sequential array access -> L1D cache thrashing occurs							
Cache	L1I miss rate (/Effective instruction)	Load-store instruction	L1D miss	L1D miss rate (/Load-store instruction)	L1D miss demand rate (%) (/L1D miss)	L1D miss hardware prefetch rate (%) (/L1D miss)	L1D miss software prefetch rate (%) (/L1D miss)	L2 miss	L2 miss rate (/Load-store instruction)	L2 miss demand rate (%) (/L2 miss)	L2 miss hardware prefetch rate (%) (/L2 miss)	L2 miss software prefetch rate (%) (/L2 miss)		
Before	0.00	3.12E+09	1.33E+09	0.43	68.30%	> 31.70%	0.00%	2.34E+04	0.00	46.43%	66.98%	0.00%		

C/C++ Padding With Dummy Arrays (Source Tuning) FUJITSU

Shift arrays from 16 KB boundaries by adding dummy arrays between them to prevent L1D cache thrashing. The result is improvement of the "No instruction commit due to L2 cache access for a floating-point load instruction" event.



DO NOT REDISTRIBUTE NOR DISCLOSE TO PUBLIC. Copyright 2023 FUJITSU LIMITED

8.37%

0.17

4.56E+08

2.67E+09

After

Fortran Effect of Padding With Dummy Arrays (Compiler Option Tuning)



You can obtain an effect equivalent to that of source tuning by specifying the following compiler option (Fortran-specific).

Compiler Option	Functional Description							
-Kcommonpad[=N] (4≦N≦2,147,483,644)	Specifies that a gap be placed between areas of variables in the common block to improve data cache use efficiency.							
	If <i>N</i> is not specified, the compiler automatically decides the best value.							
Use example (for source before improvement)								

\$ frtpx -Kfast,parallel sample.f90 -Kcommonpad=512

Automatically selecting target arrays -> Applying padding

Note

- To compile separately when you specify the compiler option -Kcommonpad for a file containing a common block, you need to also specify it for other files containing the common block of the same name.
- To compile with the compiler option -Kcommonpad=N specified for multiple files, the value of N must be the same.
- If you use the same common block name but change its elements when specifying the compiler option -Kcommonpad, the program may not run properly.

130



Padding With Dummy Arrays (Arrays of Different Sizes)

- Conflict Between Arrays of Different Sizes
- Padding With Dummy Arrays (Arrays of Different Sizes: Before Improvement)
- Padding With Dummy Arrays (Arrays of Different Sizes: Source Tuning)



In general, cache thrashing does not regularly occur with arrays of different sizes.



Conflict Between Arrays of Different Sizes (2/2)

Even arrays of different sizes may remain on 16 KB boundaries, depending on the array size. In that case, cache thrashing regularly occurs.



Fortran Padding With Dummy Arrays (Arrays of Different Sizes: Before Improvement)

Each array is on a 16 KB boundary. L1D cache thrashing occurs. Consequently, the "No instruction commit due to L2 cache access for a floating-point load instruction" event occurs many times.



Fortran Padding With Dummy Arrays (Arrays of Different Sizes: Source Tuning)



Shift arrays from 16 KB boundaries by adding dummy arrays them to prevent L1D cache thrashing. The result is improvement of the "No instruction commit due to L2 cache access for a floating-point load instruction" event.



	L1I miss rate (/Effective instruction)	Load-store instruction	L1D miss	L1D miss rate (/Load-store instruction)	L1D miss demand rate (%) (/L1D miss)	L1D miss hardware prefetch rate (%) (/L1D miss)	software prefetch rate (%) (/L1D miss)	L2 miss	LZ MISS dm ra LZ MISS rate (/Load-store instruction)	demand rate (%) (/L2 miss)	ved miss nardware prefetch rate (%) (/L2 miss)	L2 miss software prefetch rate (%) (/L2 miss)
Before	0.00	3.00E+09	1.39E+09	0.46	70.14%	29.86%	0.00%	3.34E+04	0.00	34.30%	77.94%	0.00%
After	0.00	2.57E+09	6.90E+08	0.27	38.70%	61.31%	0.00%	2.54E+04	0.00	29.53%	80.62%	0.00%

C/C++ Padding With Dummy Arrays (Arrays of Different Sizes: Before Improvement)

Each array is on a 16 KB boundary. L1D cache thrashing occurs. Consequently, the "No instruction commit due to L2 cache access for a floating-point load instruction" event occurs many times.



Cache	L1I miss rate (/Effective instruction)	Load-store instruction	L1D miss	L1D miss rate (/Load-store instruction)	L1D miss demand rate (%) (/L1D miss)	L1D miss hardware prefetch rate (%) (/L1D miss)	L1D miss software prefetch rate (%) (/L1D miss)	L2 miss	L2 miss rate (/Load-store instruction)	L2 miss demand rate (%) (/L2 miss)	L2 miss hardware prefetch rate (%) (/L2 miss)	L2 miss software prefetch rate (%) (/L2 miss)
Before	0.00	3.62E+09	1.38E+09	0.38	71.21%	28.78%	0.01%	1.04E+05	0.00	91.27%	10.77%	0.00%

C/C++ Padding With Dummy Arrays (Arrays of Different Sizes: Source Tuning)



Shift arrays from 16 KB boundaries by adding dummy arrays them to prevent L1D cache thrashing. The result is improvement of the "No instruction commit due to L2 cache access for a floating-point load instruction" event.

	Source After Ir	nprovement	[Seconds]		
25	void sub(void){	Shift from 16 KB boundary	8.0E-01		No instruction commit waiting for an instruction
26 27	int i, j;	declaration of double type	7.0E-01		to be fetched
28	<pre>#pragma omp parallel for <<< Loop-information Start >>></pre>	dummy[64]) between each	6.0E-01		
	<pre><< [OPTIMIZATION] <<< PREFETCH(HARD) Expected <<< b c f e g b d a</pre>	の arrays a, b, c, u, e, i, g, ll. 配列合言	5.0E-01		Effect of
29 p	<pre><<< Loop-information End >>> for (i = 0; i < m; i++){</pre>	double a[256][256], dummy1[64] b[256][256]	4.0E-01		2.53 umes
	<<< Loop-information Start >>> <<< [OPTIMIZATION]	dummy2[64], c[256][256], dummy2[64], c[256][256], dummy3[64], d[256][256]	2.05.01	No instruction commit due to L2 cache	
	<<< SIMD(VL: 8) <<< SOFTWARE PIPELINING(IPC	dummy4[64], e[256][256], dummy5[64], f[256][256],	3.0E-01	access for a floating- point load	
	<<< PREFETCH(HARD) Expected <<< b, c, f, e, g, h, d, a	dummy6[64], g[256][256], dummy7[64], h[256][2304];	2.0E-01	Instruction	
30 p	<<< Loop-information End >>> v for (i = 0; i < n; i++){		1.0E-01		
31 p 32 p	<pre>v a[j][i] = b[j][i] + c[j][i] + d[j v }</pre>][i] + e[j][i] + f[j][i] + g[j][i] + h[j][i];	0.0E+00		
33 p 34	} }		0.02100	Before	After

Cache	L1I miss rate (/Effective instruction)	Load-store instruction	L1D miss	L1D miss rate (/Load-store instruction)	L1D miss demand rate (%) (/L1D miss)	L1I har prefe (%)	D miss rdware etch rate) (/L1D niss)	L1D miss software prefetch rate (%) (/L1D miss)	L2 miss	L2 miss rate (/Load-store instruction)	L2 miss demand rate (%) (/L2 miss)	L2 miss hardware prefetch rate (%) (/L2 miss)	L2 miss software prefetch rate (%) (/L2 miss)
Before	0.00	3.62E+09	1.38E+09	0.38	71.21%		28.78%	0.01%	1.04E+05	0.00	91.27%	10.77%	0.00
After	0.00	2.69E+09	4.81E+08	0.18	17.67%		82.33%	0.00%	1.20E+05	0.00	54.33%	62.57%	0.00

L1D miss and L1D miss dm rates improved



Array Merge (Improved Thrashing)

- What is Array Merge?
- Array Merge (Improved Thrashing) (Before Improvement)
- Array Merge (Improved Thrashing) (Source Tuning)
- Array Merge (Compiler Option Tuning)

What is Array Merge?



Array merge is a tuning method that merges multiple arrays into one. As shown in the following example, you can store data on the same cache line by reducing the number of arrays.



Fortran Array Merge (Improved Thrashing) (Before Improvement)



Each array is on a 16 KB boundary. L1D cache thrashing occurs. Consequently, the "No instruction commit due to L2 cache access for a floating-point load instruction" event occurs many times.



Fortran Array Merge (Improved Thrashing) (Source Tuning)

After



Array merge reduces the number of streams from 8 to 2, preventing L1D cache thrashing. The result is improvement of the "No instruction commit due to L2 cache access for a floating-point load instruction" event.



C/C++ Array Merge (Improved Thrashing) (Before Improvement)



Each array is on a 16 KB boundary. L1D cache thrashing occurs. Consequently, the "No instruction commit due to L2 cache access for a floating-point load instruction" event occurs many times.



86.19%

26.53%

0.00%

0.00

30.52%

0.00%

1.16E+05

69.48%

0.41

Before

0.00

3.32E+1

1.36E+10

C/C++ Array Merge (Improved Thrashing) (Source Tuning)

FUĴTSU

Array merge reduces the number of streams from 8 to 2, preventing L1D cache thrashing. The result is improvement of the "No instruction commit due to L2 cache access for a floating-point load instruction" event.



				/								
Cache	L1I miss rate (/Effective instruction)	Load-store instruction	L1D miss	L1D miss rate (/Load-store instruction)	L1D miss demand rate (%) (/L1D miss)	L1D miss hardware prefetch rate (%) (/L1D miss)	L1D miss software prefetch rate (%) (/L1D miss)	L2 miss	L2 miss rate (/Load-store instruction)	L2 miss demand rate (%) (/L2 miss)	L2 miss hardware prefetch rate (%) (/L2 miss)	L2 miss software prefetch rate (%) (/L2 miss)
Before	0.00	3.32E+10	1.36E+10	0.41	69.48%	30.52%	0.00%	1.16E+05	0.00	86.19%	26.53%	0.00%
After	0.00	2.63E+10	4.40E+09	0.17	90.03%	9.98%	-0.01%	4.45E+04	0.00	80.52%	35.47%	0.00%

Fortran Array Merge (Compiler Option Tuning)



You can obtain an effect equivalent to that of source tuning by specifying the following compiler options (Fortran-specific).

Compiler Option	Functional Description
-Karray_merge_common [=name]	Specifies the merging of multiple arrays in a common block. You can specify the common block name in <i>name</i> . If <i>name</i> is not specified, the arrays in all the common blocks with names are subject to this option.
-Karray_merge_local	Specifies the merging of multiple local arrays. -Karray_merge_local_size=1000000 is also enabled at the same time.
-Karray_merge_local_size=N (2≦N≦2,147,483,647)	Specifies <i>N</i> or more bytes as the size of local arrays merged. This option is valid when the -Karray_merge_local option is enabled.
-Karray_merge	This option is equivalent to specifying the -Karray_merge_local and -Karray_merge_common options.

Use example (for source before improvement)
 \$frtpx -Kfast,parallel sample.f90 -Karray_merge_common

Note

- These options must be specified in all source code using a target array.
- The effect of the merge varies depending on the program.
- If not used correctly, computational results may vary.
- They cannot be used with a debug option (-g or -H).


Loop Fission (Improved Thrashing)

- What is Loop Fission?
- Loop Fission (Improved Thrashing) (Before Improvement)
- Effect of Loop Fission (Improved Thrashing) (Source Tuning)
- Effect of Loop Fission (Optimization Control Line Tuning)

What is Loop Fission?



- Loop fission is a means to split a loop into multiple smaller loops mainly for the following purposes:
- To facilitate software pipelining
- To improve cache memory use efficiency
- To eliminate a register shortage

Loop fission reduces the number of arrays accessed in a loop, and thus may be able to facilitate software pipelining and prevent cache thrashing.

However, note that efficient use of data in the cache may no longer be possible, depending on how the loop is split.

```
Source After Improvement
                                               parameter(n=65536)
                                               real*8 a(n),b(n),c(n),d(n),e(n),f(n),
    Source Before Improvement
                                               g(n),h(n)
parameter(n=65536)
                                               common /com/a,b,c,d,e,f,g,h
real*8 a(n),b(n),c(n),d(n),e(n),f(n),
                                              OCL LOOP NOFUSION
g(n),h(n)
                                               do i=1.n
                                                                    Loop fusion suppressed
common /com/a,b,c,d,e,f,g,h
                                                 a(i) = s / b(i)
do i=1,n
                                                 c(i) = s / d(i)
 a(i) = s / b(i)
                                               enddo
 c(i) = s / d(i)
                  Cache thrashing occur
                                                                    Loop fission
                                               do i=1.n
 e(i) = s / f(i)
                                                                    Suppress cache thrashing
                                                 e(i) = s / f(i)
 g(i) = s / h(i)
                                                 q(i) = s / h(i)
enddo
                                               enddo
```

Fortran Loop Fission (Improved Thrashing) (Before Improvement)

FUJITSU

Each array is on a 16 KB boundary. L1D cache thrashing occurs. Consequently, the "No instruction commit due to access for a floating-point load instruction" event occurs many times.



Fortran Effect of Loop Fission (Improved Thrashing) [(Source Tuning)

Loop fission reduces the number of streams from 8 to 4, preventing L1D cache thrashing. The result is improvement of the "No instruction commit due to L2 cache access for a floating-point load instruction" event.



C/C++ Loop Fission (Improved Thrashing) (Before Improvement)



Each array is on a 16 KB boundary. L1D cache thrashing occurs. Consequently, the "No instruction commit due to access for a floating-point load instruction" event occurs many times.



C/C++ Effect of Loop Fission (Improved Thrashing) (Source Tuning)

Loop fission reduces the number of streams from 8 to 4, preventing L1D cache thrashing. The result is improvement of the "No instruction commit due to L2 cache access for a floating-point load instruction" event.



DO NOT REDISTRIBUTE NOR DISCLOSE TO PUBLIC. Copyright 2023 FUJITSU LIMITED

Effect of Loop Fission (Optimization Control Line Tuning)



You can obtain an effect equivalent to that of source tuning by specifying the following optimization control line option.

Optimization Specifier (Fortran)			Optimization Control Line			Specifiable?	
		Meaning	By Program	By DO Loop	By Statement	By Array Assignment Statement	
FISSION_POINT[(n1)] (n1 is a decimal number from 1 to 6.)		Specifies fission of a loop at the specified point in the loop. The $n1$ -fold nested multiloop is looped. ($n1$ is counted from the innermost loop.)	No	No	Yes	No	
Optimization S	Specifier	Meaning	Optimiza	ation Contr	ol Line Spe	cifiable?	
(C/C++: Trac	Mode)		global	procedure	Іоор	statement	
fission_point[(n1)] (n1 is a decimal number from 1 to 6.)		Specifies fission of a loop at the specified point in the loop. The <i>n1</i> -fold nested multiloop is looped. (<i>n1</i> is counted from the innermost loop.)	No	No No		Yes	
		Source After Improvement (Optimization Cont	rol Line Tur	ning)			
	Source After Improvement (Optimization Cont46parameter(n=65536)47real*8 a(n),b(n),c(n),d(n),e(n),f(n),g(n),h(n)48common /com/a,b,c,d,e,f,g,h4949<<<< Loop-information Start >>><<<< [PARALLELIZATION]		DL: S)				



Padding Using the Large Page Environment Variable

- XOS_MMM_L_FORCE_MMAP_THRESHOLD
- Padding Using the Large Page Environment Variable (Before Improvement)
- Padding Using the Large Page Environment Variable (After Improvement)



Environment Variable Name	Specified Value (_ indicates default)	Description
XOS_MMM_L_FORCE _MMAP_THRESHOLD	<u>0</u> 1	Sets whether or not to give priority to mmap(2) when acquiring memory with a size equal to or greater than MALLOC_MMAP_THRESHOLD_ (default: 128 MiB). "0" means priority is not given to mmap(2). First, the heap area is searched for space. If there is space, the free memory of the heap area is returned. mmap(2) is used to acquire memory only when space is not found in the heap area. "1" means priority is given to mmap(2). mmap(2) is used to acquire memory without searching the heap area for space (even when there is space).

Fortran Padding Using the Large Page Environment Variable (Before Improvement)



Each stream of the dynamic array is on a 16 KB boundary. L1D cache thrashing occurs. Consequently, the "No instruction commit due to L2 cache access for a floating-point load instruction" event occurs many times.



DO NOT REDISTRIBUTE NOR DISCLOSE TO PUBLIC. Copyright 2023 FUJITSU LIMITED

Padding Using the Large Page Environment Fortran Variable (After Improvement)

Specify the MALLOC MMAP THRESHOLD = 204800 environment variable to change the address alignment of each array to prevent L1D cache thrashing. The result is improvement of the "No instruction commit due to L2 cache access for a floating-point load instruction" event.



[Seconds]

C/C++ Padding Using the Large Page Environment Variable (Before Improvement)



Each stream of the dynamic array is on a 16 KB boundary. L1D cache thrashing occurs. Consequently, the "No instruction commit due to L2 cache access for a floating-point load instruction" event occurs many times.



C/C++ Padding Using the Large Page Environment Variable (After Improvement)

Specify the MALLOC_MMAP_THRESHOLD_=204800 environment variable to change the address alignment

of each array to prevent L1D cache thrashing. The result is improvement of the "No instruction commit due to L2 cache access for a floating-point load instruction" event.



L1D miss and L1D miss dm rates improved

Cache	L1I miss rate (/Effective instruction)	Load-store instruction	L1D miss	L1D miss ra (/Load-stor instruction	te e (%) (/L1D miss)	L1D miss hardware prefetch rate (%) (/L1D miss)	L1D miss software prefetch rate (%) (/L1D miss)	L2 miss	L2 miss rate (/Load-store instruction)	L2 miss demand rate (%) (/L2 miss)	L2 miss hardware prefetch rate (%) (/L2 miss)	L2 miss software prefetch rate (%) (/L2 miss)
Before	0.00	1.39E+10	5.24E+0	0.	69.38%	30.62%	0.01%	7.49E+04	0.00	68.31%	44.20%	0.00%
After	0.00	1.25E+10	1.80E+09	0.	14 <u>9.31</u> %	90.69%	0.00%	2.98E+04	0.00	49.45%	57.41%	0.00%

DO NOT REDISTRIBUTE NOR DISCLOSE TO PUBLIC. Copyright 2023 FUJITSU LIMITED



Operation Wait (Facilitation of SIMDization)

- Loop Peeling
- Loops With an Unclear Defining Relationship
- Loops Containing Pointer Variables



Loop Peeling

- What is Loop Peeling?
- Loop Peeling (Before Improvement)
- Loop Peeling (Source Tuning)

What is Loop Peeling?



Loop peeling is a means to separate part of processing from a loop.

SIMDization or effective software pipelining may not be performed when a loop contains data dependency.

As shown below, you can address the problem of dependency in a loop by peeling the loop to separate only the dependency part from the loop.



The example on the left shows partial dependency, because a[1] defined when j=1 is used when $2 \le j \le n$.

The example on the right shows that the dependency in the loop can be removed by peeling the loop only in cases where j=1.

Fortran Loop Peeling (Before Improvement)



SIMDization is not performed effectively because Array a has a data dependency. The dependency is that what is defined at i=1 is referenced at i=2 or higher.



Fortran Loop Peeling (Source Tuning)



SIMDization is facilitated by loop peeling at one iteration. This results in a reduced total number of effective instructions, reduced instruction commits, and higher performance.



After

2.96E+10

81.26%

C/C++ Loop Peeling (Before Improvement)



SIMDization is not performed effectively because Array a has a data dependency. The dependency is that what is defined at i=0 is referenced at i=1 or higher.



Statistics	Effective instruction	SIMD instruction rate (%) (/Effective instruction)
Before	1.33E+11	16.32%

C/C++ Loop Peeling (Source Tuning)



SIMDization is facilitated by loop peeling at one iteration. This results in a reduced total number of effective instructions, reduced instruction commits, and higher performance.





1.33E+11

2.79E+10

16.32%

86.10%

Before

After



Loops With an Unclear Defining Relationship

- Loops With an Unclear Defining Relationship (Before Improvement)
- Loops With an Unclear Defining Relationship (Optimization Control Line Tuning)
- Loops With an Unclear Defining Relationship (Optimization Control Line)

Loops With an Unclear Defining Relationship (Optimization Control Line)



Specify the following optimization control line.

Optimization Specifier	Meaning	Optimization Control Lin Specifiable?			l Line
(Fortran)		By Program By DO Loop	By Statement	By Array Assignment Statement	
NORECURRENCE [(array1[,array2])]	Notifies the main processing system that the elements of arrays targeted by operations in a DO loop are not defined and cited across iterations. (Loops can be sliced for the specified arrays.) <i>array1, array2,</i> and so on are array names.	Yes	Yes	No	Yes

Optimization Specifier $(C/C++)$	Meaning	Optimization Control Line Specifiable?			Line
(0,011)		global	procedure	Іоор	statement
norecurrence [(<i>array1</i> [, <i>array2</i>])]	Notifies the main processing system that the elements of arrays targeted by operations in a loop are not defined and cited across iterations. (Loops can be sliced for the specified arrays.) <i>array1, array2,</i> and so on are array names.	Yes	Yes	Νο	Yes

Fortran Loops With an Unclear Defining Relationship (Before Improvement)

SIMDization and software pipelining are not performed effectively because data dependency is unclear in Array a. Consequently, the "No instruction commit waiting for an integer instruction to be completed" event occurs many times.



Fortran Loops With an Unclear Defining Relationship (Optimization Control Line Tuning)

Use the **NORECURRENCE specifier** to explicitly specify no data dependency in order to facilitate SIMDization and software pipelining. The result is significant improvement of the "No instruction commit waiting for an integer instruction to be completed" event.



C/C++ Loops With an Unclear Defining Relationship FUJIT (Before Improvement)

SIMDization and software pipelining are not performed effectively because data dependency is unclear in Array a. Consequently, the "No instruction commit waiting for an integer instruction to be completed" event occurs many times.



C/C++ Loops With an Unclear Defining Relationship FUJIT (Optimization Control Line Tuning)

Use the norecurrence specifier to explicitly specify no data dependency in order to facilitate SIMDization and software pipelining. The result is significant improvement of the "No instruction commit waiting for an integer instruction to be completed" event.





Loops Containing Pointer Variables

- What is a Loop Containing a Pointer Variable?
- Loops Containing Pointer Variables (Before Improvement)
- Loops Containing Pointer Variables (Optimization Control Line Tuning)
- Loops Containing Pointer Variables (contiguous Attribute Specified)

What is a Loop Containing a Pointer Variable?



Optimization may not be facilitated for a loop containing a pointer variable since which storage area part is occupied by the pointer variable is determined at execution.



By specifying the NOALIAS specifier, you can judge at the compile time that different pointer variables do not point to the same storage area. This facilitates optimization related to pointer variables.

However, if the combined state of pointer variables changes within the loop, optimization may not be facilitated even though the optimization specifier is specified.

Optimization Specifier	Meaning	Optimization Control Line Specif		cifiable?	
(Fortran)	Hearing	By Program By DO Loop	By DO Loop	By Statement	By Array Assignment Statement
NOALIAS	Specifies that a pointer variable not share a storage area with other variables.	Yes	Yes	Νο	Yes

Optimization Specifier	Meaning	Optimization Control Line Specifiable?					
(C/C++)	Hearing	global	procedure	Іоор	statement		
noalias	Specifies that a pointer variable not share a storage area with other variables.	Yes	Yes	Yes	Νο		

You can obtain an effect equivalent to that of optimization control line tuning by specifying the following compiler option.

Compiler Option	Functional Description
-Knoalias [=spec]	 Specifies optimization that assumes no pointer variable or pointer component combines a storage area with another variable. You can specify s in <i>spec</i>. If S is specified, the compiler performs optimization that assumes no entity with the Fortran pointer attribute is combined with another variable. In the following contexts, entities with the pointer attribute may combine with other variables: Pointer assignment statement Derived-type assignment statement with a pointer component ALLOCATE statement where SOURCE=specifier shows a derived type with a pointer attribute or component Initial setting for variables with a pointer attribute or component

Use example (for source before improvement)

\$ frtpx -Kfast, parallel sample.f90 -Knoalias

Fortran Loops Containing Pointer Variables (Before Improvement)



SIMDization is not facilitated because it is not clear that Pointer Variables a and b point to different storage areas. Consequently, the "No instruction commit waiting for an integer instruction to be completed" event occurs many times.

Source Before Improvement	[Seconds]
3real,dimension(100000),target::x4integer :: kmax5real,dimension(:),pointer::a,b	3.0E+00
: 9 $a = >x(1:10000)$ 10 $b = >x(10001:20000)$ 11 $kmax = 1000000$	2.5E+00
12 !\$omp parallel 13 1 14 1 !\$omp do	2.0E+00
<<< Loop-information Start >>> <<< [OPTIMIZATION] <<< SOFTWARE PIPELINING(IPC: 0.19, ITR: 8, MVE: 2, POL: L) <<< Loop-information End >>>	1.5E+00
15 2 p 2s do i=1,10000 16 2 p 2s a(i)=2.0/b(i)+1.0 17 2 p 2s end do 18 1 !\$omp enddo nowait 19 1 end do	1.0E+00 No instruction
20 !\$omp end parallel	5.0E-01 for an integer instruction to
No SIMDization	be completed
Statistics Effective instruction SIMD instruction rate (%) (/Effective instruction)	0.0E+00 Before
Before 1.10E+11 0.00%	

Fortran Loops Containing Pointer Variables (Optimization Control Line Tuning)



Use the NOALIAS specifier to explicitly specify no data dependency in order to facilitate SIMDization and software pipelining. The result is significant improvement of the "No instruction commit waiting for an integer instruction to be completed" event and other events.



Loops Containing Pointer Variables Fortran (contiguous Attribute Specified)



Data continuity is explicitly specified when the contiguous attribute is specified, which changes non-contiguous instructions into contiguous instructions. The result is facilitated optimization and significant improvement of the "No instruction commit due to L1D cache access for a floating-point load instruction," "No instruction commit waiting for a floating-point instruction to be completed," and other events.



C/C++ Loops Containing Pointer Variables (Before Improvement)



SIMDization is not facilitated because it is not clear that Pointer Variables a and b point to different storage areas. Consequently, the "No instruction commit waiting for an integer instruction to be completed" event occurs many times.



C/C++ Loops Containing Pointer Variables (Optimization Control Line Tuning)



Use the noalias specifier to explicitly specify no data dependency in order to facilitate SIMDization and software pipelining. The result is significant improvement of the "No instruction commit waiting for an integer instruction to be completed" event and other events.





Operation Wait (Hidden Latency)

- Loop Fission (Facilitation of software pipelining)
- Specifying the Appropriate Number of Unrolls and Suppressing Software Pipelining

- Specifying the Number of Striping (Interleaving) Expansions and Suppressing Software Pipelining
- Software Pipelining in an Outer Loop
- Rerolling
- Loop Unswitching



Loop Fission (Facilitation of software pipelining)

Loop Fission (Facilitation of software pipelining) (Before Improvement)

180

Loop Fission (Facilitation of software pipelining) (Source Tuning)
Fortran Loop Fission (Facilitation of software pipelining) (Before Improvement)



Optimization of scheduling such as SWPL is not possible because a long chain of operations requires many registers. Consequently, the "No instruction commit waiting for a floating-point instruction to be completed" event occurs many times.



Cache	L1I miss rate (/Effective instruction)	Load-store instruction	L1D miss	L1D miss rate (/Load-store instruction)	L1D miss demand rate (%) (/L1D miss)	L1D miss hardware prefetch rate (%) (/L1D miss)	L1D miss software prefetch rate (%) (/L1D miss)	L2 miss	L2 miss rate (/Load-store instruction)	L2 miss demand rate (%) (/L2 miss)	L2 miss hardware prefetch rate (%) (/L2 miss)	L2 miss software prefetch rate (%) (/L2 miss)
Before	0.00	7.69E+06	1.61E+03	0.00	71.62%	27.38%	1.00%	1.32E+02	0.00	48.92%	59.71%	0.00

Fortran Loop Fission (Facilitation of software pipelining) (Source Tuning)

Loop fission shortens the chain of operations, reducing the registers used by a single loop. As a result, scheduling such as SWPL is optimized and the event is improved.



	(/Effective instruction)	instruction	L1D miss	(/Load-store instruction)	(%) (/L1D miss)	prefetch rate (%) (/L1D miss)	prefetch rate (%) (/L1D miss)
Before	0.00	7.69E+06	1.61E+03	0.00	71.62%	27.38%	1.00%
After	0.00	3.65E+07	1.73E+03	0.00	70.79%	28.98%	0.23%

DO NOT REDISTRIBUTE NOR DISCLOSE TO PUBLIC. Copyright 2023 FUJITSU LIMITED

Loop Fission (Facilitation of software pipelining) (Before Improvement)

C/C++

Trad Mode



Optimization of scheduling such as SWPL is not possible because a long chain of operations requires many registers. Consequently, the "No instruction commit waiting for a floating-point instruction to be completed" event occurs many times.



Cache	L1I miss rate (/Effective instruction)	Load-store instruction	L1D miss	L1D miss rate (/Load-store instruction)	L1D miss demand rate (%) (/L1D miss)	L1D miss hardware prefetch rate (%) (/L1D miss)	L1D miss software prefetch rate (%) (/L1D miss)	L2 miss	L2 miss rate (/Load-store instruction)	L2 miss demand rate (%) (/L2 miss)	L2 miss hardware prefetch rate (%) (/L2 miss)	L2 miss software prefetch rate (%) (/L2 miss)
Before	0.00	1.11E+09	1.72E+06	0.00	99.92%	0.08%	-0.01%	4.01E+03	0.00	86.58%	26.24%	0.00%

C/C++ Loop Fission (Facilitation of software pipelining) (Source Tuning)



Loop fission shortens the chain of operations, reducing the registers used by a single loop. As a result, scheduling such as SWPL is optimized and the event is improved.



C/C++ Clang Mode Loop Fission (Facilitation of software pipelining) (Before Improvement)



Optimization of scheduling such as SWPL is not possible because a long chain of operations requires many registers. Consequently, the "No instruction commit waiting for a floating-point instruction to be completed" event occurs many times.



Cache	L1I miss rate (/Effective instruction)	Load-store instruction	L1D miss	L1D miss rate (/Load-store instruction)	L1D miss demand rate (%) (/L1D miss)	L1D miss hardware prefetch rate (%) (/L1D miss)	L1D miss software prefetch rate (%) (/L1D miss)	L2 miss	L2 miss rate (/Load-store instruction)	L2 miss demand rate (%) (/L2 miss)	L2 miss hardware prefetch rate (%) (/L2 miss)	L2 miss software prefetch rate (%) (/L2 miss)
Before	0.00	1.76E+09	2.04E+06	0.00	99.85%	0.14%	0.01%	9.95E+03	0.00	88.46%	18.51%	0.00%

C/C++ Loop Fission (Facilitation of software pipelining) Clang Mode (Source Tuning)

Loop fission shortens the chain of operations, reducing the registers used by a single loop. As a result, scheduling such as SWPL is optimized and the event is improved.



made using mathematical functions.

Cache	L1I miss rate (/Effective instruction)	Load-store instruction	L1D miss	L1D miss rate (/Load-store instruction)	L1D miss demand rate (%) (/L1D miss)	L1D miss hardware prefetch rate (%) (/L1D miss)	L1D miss software prefetch rate (%) (/L1D miss)
Before	0.00	1.76E+09	2.04E+06	0.00	99.85%	0.14%	0.01%
After	0.00	2.67E+09	2.39E+06	0.00	99.91%	0.10%	-0.01%



Specifying the Appropriate Number of Unrolls and Suppressing Software Pipelining

- Loop Execution Operation After Software Pipelining
- Specifying the Appropriate Number of Unrolls and Suppressing Software Pipelining (Before Improvement)
- Specifying the Appropriate Number of Unrolls and Suppressing Software Pipelining (Optimization Control Line Tuning)
- Specifying the Appropriate Number of Unrolls and Suppressing Software Pipelining (Optimization Control Line)

187

Loop Execution Operation After Software Pipelining





Fortran Specifying the Appropriate Number of Unrolls and Suppressing Software Pipelining (Before Improvement)

Unrolling and software pipelining are not working effectively because the number of iterations is small. Consequently, the "No instruction commit waiting for a floating-point instruction to be completed" and "No instruction commit waiting for an integer instruction to be completed" events occur many times.



Fortran Specifying the Appropriate Number of Unrolls and Suppressing Software Pipelining (Optimization Control Line Tuning)



Suppress software pipelining and specify a number of unrolls appropriate to the number of iterations to appropriately schedule instructions. The result is reduction of the "No instruction commit waiting for a floating-point instruction to be completed" and "No instruction commit waiting for an integer instruction to be completed" events.



C/C++ Specifying the Appropriate Number of Unrolls and Suppressing Software Pipelining (Before Improvement)

Unrolling and software pipelining are not working effectively because the number of iterations is small. Consequently, the "No instruction commit waiting for a floating-point instruction to be completed" and "No instruction commit waiting for an integer instruction to be completed" events occur many times.



191

C/C++ Specifying the Appropriate Number of Unrolls and Suppressing Software Pipelining (Optimization Control Line Tuning)



Suppress software pipelining and specify a number of unrolls appropriate to the number of iterations to appropriately schedule instructions. The result is reduction of the "No instruction commit waiting for a floating-point instruction to be completed" and "No instruction commit waiting for an integer instruction to be completed" events.



Specifying the Appropriate Number of Unrolls and Suppressing Software Pipelining (Optimization Control Line)

Specify the following optimization specifiers. Alternatively, you can specify compiler options.

Optimization Specifier	Meaning	Opt	imization Specif	By Statement By Array Assignment Statement No No	
(Fortran)		By Program	By DO Loop	By Statement	By Array Assignment Statement
UNROLL(<i>n</i>)	Unrolls a DO loop. <i>n</i> is a decimal number (2 to 100) that represents the number of unrolls (multiplicity).	No	Yes	No	No
NOSWP	Disables the software pipelining function.	Yes	Yes	No	Yes

Optimization Specifier	Meaning	Opt	Optimization Control Line Specifiable? obal procedure loop statement			
(C/C++)		global	procedure	Іоор	statement	
unroll(<i>n</i>)	Unrolls a loop. <i>n</i> is a decimal number (2 to 100) that represents the number of unrolls (multiplicity).	No	No	Yes	No	
noswp	Disables the software pipelining function.	Yes	Yes	Yes	No	

Compiler Option	Functional Description
-Kunroll[= <i>N</i>] (2≦ <i>N</i> ≦100)	Specifies optimization of loop unrolling. <i>N</i> specifies the upper limit on the number of loop unrolls. If <i>N</i> is not specified, the compiler automatically decides the best value. If the -O0 or -O1 option is enabled, the default is -Knounroll. If the -O2 or higher option is enabled, the default is -Kunroll.
-Knoswp	Specifies that software pipelining not be optimized.

Use example

\$ frtpx -Kfast,parallel sample.f90 -Kunroll=5,noswp

\$ fccpx -Kfast,parallel sample.f90 -Kunroll=5,noswp

Note

Unrolling optimization is not available in Clang Mode.



Specifying the Number of Striping (Interleaving) Expansions and Suppressing Software Pipelining

- Loop Expansion
- Specifying the Number of Striping (Interleaving) Expansions and Suppressing Software Pipelining (Before Improvement)
- Specifying the Number of Striping (Interleaving) Expansions and Suppressing Software Pipelining (Optimization Control Line Tuning)
- Specifying the Number of Striping (Interleaving) Expansions and Suppressing Software Pipelining (Optimization Control Line)

194

Loop Expansion



- The two types of loop expansion are as follows:
 - Unrolling
 - Striping



• Points

- Since coordination with SIMDization and software pipelining can be expected to have an effect, we recommend first applying unrolling. If there is no effect, apply striping.
- Striping uses more registers than unrolling. Therefore, execution performance may degrade when the stripe length n is increased.
- If the -Kstriping and -Kunroll options are concurrently specified, the one specified later is enabled.

Fortran Specifying the Number of Striping (Interleaving) Expansions and Suppressing Software Pipelining (Before Improvement)

Unrolling and software pipelining are not working effectively because the number of iterations is small. Consequently, the "No instruction commit waiting for a floating-point instruction to be completed" and "No instruction commit waiting for an integer instruction to be completed" events occur many times.



196

Fortran Specifying the Number of Striping (Interleaving) Expansions and Suppressing Software Pipelining (Optimization Control Line Tuning)

Suppress software pipelining and specify a number of striping expansions appropriate to the number of iterations to appropriately schedule instructions. The result is reduction of the "No instruction commit waiting for a floating-point instruction to be completed" and "No instruction commit waiting for an integer instruction to be completed" events.



197

C/C++ Specifying the Number of Striping (Interleaving) Expansions and Suppressing Software Pipelining (Before Improvement)

Unrolling and software pipelining are not working effectively because the number of iterations is small. Consequently, the "No instruction commit waiting for a floating-point instruction to be completed" and "No instruction commit waiting for an integer instruction to be completed" events occur many times.



C/C++ Specifying the Number of Striping (Interleaving) Expansions and Suppressing Software Pipelining (Optimization Control Line Tuning)

Suppress software pipelining and specify a number of striping expansions appropriate to the number of iterations to appropriately schedule instructions. The result is reduction of the "No instruction commit waiting for a floating-point instruction to be completed" and "No instruction commit waiting for an integer instruction to be completed" events.



199

Specifying the Number of Striping (Interleaving) Expansions and Suppressing Software Pipelining (Optimization Control Line)



Specify the following optimization specifiers. Alternatively, you can specify compiler options.

Optimization Specifier	Mooning	Optimization Control Line Specifiable?			
(Fortran)	Meaning	Optimization Control Line Specifiable?By ProgramBy D0 LoopBy StatementBy Array Assignment StatementYesYesNoYesYesYesNoYes			By Array Assignment Statement
STRIPING[(n)]	Enables the loop striping function. <i>n</i> is a decimal number (2 to 100) that represents the number of expansions (multiplicity).	Yes	Yes	No	Yes
NOSWP	Disables the software pipelining function.	Yes	Yes	No	Yes

Optimization Specifier	Meaning	Optimization Control Line Specifiable? global procedure loop statement Yes Yes Yes No			cifiable?
(C/C++)	incurring incurrence incurence incu				statement
striping[(n)]	Enables the loop striping function. <i>n</i> is a decimal number (2 to 100) that represents the number of expansions (multiplicity).	Yes	Yes	Yes	No
noswp	Disables the software pipelining function.	Yes	Yes	Yes	No

Compiler Option	Functional Description
-Kstriping[=N] (2≦N≦100)	Specifies whether or not to optimize loop striping. You can specify the stripe length (number of expansions) in <i>N</i> . <i>N</i> can be a value from 2 to 100. If no value is specified in <i>N</i> , the compiler automatically decides a value. If the number of loop iterations in the source program is known and the value specified in <i>N</i> exceeds the number of iterations, the number of expansions automatically decided by the compiler is valid. The default is -Knostriping.
-Knoswp	Specifies that software pipelining not be optimized.

200

Use example

\$ frtpx -Kfast,parallel sample.f90 -Kstriping=5,noswp

\$ fccpx -Kfast,parallel sample.f90 -Kstriping=5,noswp

Note

Striping optimization is not available in Clang Mode.



Software Pipelining in an Outer Loop

- What is Software Pipelining in an Outer Loop?
- Software Pipelining in an Outer Loop (Before Improvement)
- Software Pipelining in an Outer Loop (Source Tuning)
- Software Pipelining in an Outer Loop (Using CLONE)
- Software Pipelining in an Outer Loop (Using CLONE) (Before Improvement)
- Software Pipelining in an Outer Loop (Using CLONE) (Source Tuning)

What is Software Pipelining in an Outer Loop?



 If the number of iterations of the innermost loop is small, you can facilitate software pipelining in its outer loops through strip mining or other means to make the number of iterations equal to the SIMD length.

			Source Before Improvement
24	3	р	do j=1,M
			<<< Loop-information Start >>>
			<<< [OPTIMIZATION]
			<<< SIMD(VL: 8)
			<<< SOFTWARE PIPELINING (IPC: 3.00, ITR: 192.
			MVE: 7 POL: S)
			CCC DEFETCH(HARD) Expected by compiler :
			<<< D, a
			<<< Loop-information End >>>
25	4	р	2v do i=1,N
26	4	р	2v a(i,j,k)=a(i,j,k)+c*b(i,j,k)
27	4	p	2v enddo
28	3	D	enddo

The above example is valid for fixed-length SIMD. The SIMD lengths when the SIMD width is 512 [bits] are as follows.

SIMD lengths when SIMD width (vector length) = 512 [bits]

Data Type	SIMD Length
Double-precision type	8
Single-precision type	16
Half-precision type	32
1-byte type	64

			Source After Improvement
25	3	р	do ii=1,N,blk
			<<< Loop-information Start >>>
			<<< [OPTIMIZATION]
			<<< SOFTWARE PIPELINING(IPC: 0.31, ITR: 192, MVE: 2, POL: L)
			<<< PREFETCH(HARD) Expected by compiler :
			<<< b, a
			<<< Loop-information End >>>
26	4	р	8 do j=1,M
		-	<<< Loop-information Start >>>
			<<< [OPTIMIZATION]
			<<< SIMD(VL: 8)
			<<< FULL UNROLLING
			<<< Loop-information End >>>
27	5	D	fv do i=ii.ii+blk-1
28	5	b	fv $a(i,i,k)=a(i,i,k)+c*b(i,i,k)$
29	5	n	fv enddo
30	4	n	8 enddo
31	ג	n	enddo
51	5	Р	Chado

Fortran Software Pipelining in an Outer Loop (Before Improvement)



Software pipelining is not applied because the number (N) of iterations of the innermost loop is small compared with the software pipelining condition.



Software Pipelining in an Outer Loop Fortran (Source Tuning)

Strip mining fixes the innermost loop at the SIMD length. The result is facilitated software pipelining in its outer loops, improved operation efficiency, and more effective instructions.



Software Pipelining in an Outer Loop (Using CLONE)

If the number of iterations of the innermost loop is a small fixed value, you can also use clone tuning.

• What is clone tuning?

A tuning method that facilitates optimizations such as full unrolling by using the CLONE specifier to generate a conditional branch based on a variable value for the loop



Optimization		Optimization Control Line Specifiable?			
Specifier (Fortran)	Meaning	By Program	By DO Loop	By Statement	By Array Assignment Statement
CLONE(var==n1 [,n2]…)	Specifies that a conditional branch be generated as specified in arguments, assuming the variable <i>var</i> is invariable in the loop, and that optimization that clones the loop in an IF clause be performed. The conditional expression has equality with the variable <i>var</i> in the 1st argument and the values $n1[,n2]$ and so on specified in the 2nd and subsequent arguments.	Νο	Yes	Νο	Yes

Optimization	Meaning	Optimization Control Line Specifiable?				
(C/C++)		global	procedure	loop	statement	
clone(var==n1[,n 2]…)	Specifies that a conditional branch be generated as specified in arguments, assuming the variable <i>var</i> is invariable in the loop, and that optimization that clones the loop in an IF clause be performed. The conditional expression has equality with the variable <i>var</i> in the 1st argument and the values $n1[,n2]$ and so on specified in the 2nd and subsequent arguments.	No	No	Yes	No	

Fortran Software Pipelining in an Outer Loop (Using CLONE) (Before Improvement)

A condition for applying software pipelining is not satisfied because the number (N) of iterations of the innermost loop is small.

		Source Before Improvem	ient	[Second	s]	
2 : 18 19 20 21 22 23	1 1 2 p	<pre>integer,parameter::N=8,M=240, real(8)::a(N,M,L),b(N,M,L) real(8),parameter::c=0.5 !\$omp parallel private(iter,i,j,k) do iter=1,itmax !\$omp do do k=1,L <<< Loop-information Start >>></pre>	L=48 Does not enter soft pipelining route bee number (N) of inne loop iterations is sn than ITR:192	1.2E+00 ware cause rmost naller E-01	4 instru commit	uction
24	3р	<<< [OPTIMIZATION] <<< PREFETCH(HARD) Expected b <<< b, a <<< Loop-information End >>> do j=1,M	by compiler :	6.0E-01	3 instruction	uction
		<<< Loop-information Start >>> <<< [OPTIMIZATION] <<< SIMD(VL: 8) <<< SOFTWARE PIPELINING(IPC:	3.00, ITR: 192 ,	4.0E-01	1 instru commit	uction
	_	<pre>MVE <<< PREFETCH(HARD) Expected b <<< b, a <<< Loop-information End >>></pre>	n = 8	0.0F+00		
25 26 27	4 p 4 p 4 n	2v do I=1,N 2v a(i,j,k)=a(i,j,k)+c*b(i,j,k 2v enddo)		Befo	ore
28 29 30	3 p 2 p 1	enddo enddo !\$omp enddo nowait			GFLOPS	Effective instruction
31 32	1	enddo !\$omp end parallel		Before	29.51	6.18E+

Fortran Software Pipelining in an Outer Loop (Using CLONE) (Source Tuning)



CLONE fixes the number of iterations of the innermost loop at the SIMD length. The result is facilitated software pipelining in its outer loops, improved operation efficiency, and more effective instructions.



DO NOT REDISTRIBUTE NOR DISCLOSE TO PUBLIC. Copyright 2023 FUJITSU LIMITED

C/C++ Software Pipelining in an Outer Loop (Using CLONE) (Before Improvement)



A condition for applying software pipelining is not satisfied because the number (N) of iterations of the innermost loop is small.

Source Before Improvement				
35 36	#pragma omp parallel private(iter,i,j,k) {			
37 38 39 p	for (iter = 0; iter < itmax; #pragma omp for nowait for (k = 0; k < L; k++){ <<< Loop-information Start <<< [OPTIMIZATION] Generations is smaller			
40 p	<pre><<</pre>			
<pre><< Loop-information Start >>> <<< [OPTIMIZATION] <<< SIMD(VL: 8) <<< SOFTWARE PIPELINING(IPC: 3.00, ITR: 192,</pre>				
41 p 42 p 43 p	2v for $(i = 0; i < N; i++)$ { 2v $a[k][j][i] = a[k][j][i] + c * b[k][j][i];$ 2v }			
44 p 45 p 46 47				



C/C++ Software Pipelining in an Outer Loop (Using CLONE) (Source Tuning)

FUĴITSU

CLONE fixes the number of iterations of the innermost loop at the SIMD length. The result is facilitated software pipelining in its outer loops, improved operation efficiency, and more effective instructions.





Rerolling

- What is Rerolling?
- Rerolling (Before Improvement)
- Rerolling (Source Tuning)

What is Rerolling?



Rerolling is a tuning method that facilitates the optimization of a loop by restoring unrolled statements to loop statements.



Fortran Rerolling (Before Improvement)



A loop is manually unrolled. The result is a lot of Gather Load and Scatter Store instructions. Consequently, the "No instruction commit due to L1D cache access for a floating-point load instruction" event occurs many times.

212





Fortran Rerolling (Source Tuning)



Data access becomes sequential due to rerolling (restoring to a loop), which facilitates optimizations such as effective software pipelining, SIMDization, and loop unrolling.



C/C++ Rerolling (Before Improvement)



A loop is manually unrolled. The result is a lot of Gather Load and Scatter Store instructions. Consequently, the "No instruction commit due to L1D cache access for a floating-point load instruction" event occurs many times.





C/C++ Rerolling (Source Tuning)



Data access becomes sequential due to rerolling (restoring to a loop), which facilitates optimizations such as effective software pipelining, SIMDization, and loop unrolling.







Loop Unswitching

- What is Loop Unswitching?
- Effect of Loop Unswitching (Before Improvement)
- Effect of Loop Unswitching (After Improvement)
What is Loop Unswitching?



Loops may contain IF statements that have branches of invariant states. This optimization takes those IF statements out of the loops and creates loops for cases where the IF statement conditions are satisfied/not satisfied.

	Optimizat	ion Image
<pre>!\$omp do do i=1,n1 !ocl unswitching if (n1 >= q) then processing 1 endif !ocl unswitching if(n1 > r) then processing 2 endif !ocl unswitching if(n1 < s) then processing 3 endif enddo !\$omp enddo</pre>	<pre>!pattern (1) if((con1 true).and.(con2 true).and.(con3 true))then do i=1,n1 processing 1 processing 2 processing 3 enddo endif !pattern (2) if((con1 true).and.(con2 true).and.(con3 false))then do i=1,n1 processing 1 processing 2 enddo endif !pattern (3) if((con1 true).and.(con2 false).and.(con3 true))then do i=1,n1 processing 1 processing 3 enddo Endif !pattern (4) if((con1 true).and.(con2 false).and.(con3 false))then do i=1,n1 processing 1 processing 1 processing 1 processing 1 processing 1 enddo Endif !pattern (4) if((con1 true).and.(con2 false).and.(con3 false))then do i=1,n1 processing 1 enddo Endif !pattern (4) if((con1 true).and.(con2 false).and.(con3 false))then do i=1,n1 processing 1 enddo endif</pre>	<pre>!pattern (5) if((con1 false).and.(con2 true).and.(con3 true))then do i=1,n1 processing 2 processing 3 enddo endif !pattern (6) if((con1 false).and.(con2 true).and.(con3 false))then do i=1,n1 processing 2 enddo endif !pattern(7) if((con1 false).and.(con2 false).and.(con3 true))then do i=1,n1 processing 3 enddo endif !pattern(8) if((con1 false).and.(con2 false).and.(con3 false))then do i=1,n1 enddo endif</pre>

Fortran Effect of Loop Unswitching (Before Improvement)



SIMDization and software pipelining are not performed effectively because the innermost loop contains an IF statement. Consequently, the "No instruction commit waiting for a floating-point instruction to be completed" event occurs many times.

			Source Before Improvement
97	1	<< << << << << << << << << << <<>	!\$omp do < Loop-information Start >>> < [OPTIMIZATION] < SIMD(VL: 8) < SOFTWARE PIPELINING(IPC: 1.31, ITR: 96, MVE: 2, POL: L) < UNSWITCHING < PREFETCH(HARD) Expected by compiler : < a, b
98 99 100 101 102 103 104 105 106 107 108 109 110	2 p 2 3 p 3 p 3 p 2 p 3 p 3 p 3 p 3 p 3 p 3 p	2v 2v 2v 2v 2v 2v 2v 2v 2v 2v 2v 2v 2v 2	<pre>do i=1,n1 if (n1 >= q) then</pre>
112	1		!\$omp enddo nowait



	Effective instruction	SIMD instruction rate (%) (/Effective instruction)
Before	7.47E+10	94.18%

Fortran Effect of Loop Unswitching (After Improvement)



Specify loop unswitching for IF statements to eliminate branching and facilitate SIMDization and software pipelining. The result is significant improvement of the "No instruction commit waiting for a floating-point instruction to be completed" event.



C/C++ Effect of Loop Unswitching (Before Improvement)



SIMDization and software pipelining are not performed effectively because the innermost loop contains an if statement. Consequently, the "No instruction commit waiting for a floating-point instruction to be completed" event occurs many times.

Source Before Improvement	
91 #pragma omp for nowait	
<<< Loop-information Start >>>	
<<< [OPTIMIZATION]	
<<< SIMD(VL: 8)	
<<< UNSWITCHING	
<<< PREFETCH(HARD) Expected by compiler :	
<<< (unknown)	
<<< Loop-information End >>>	
92 p 2v for(i=0; i <n1; i++)<="" td=""><td></td></n1;>	
93 p 2v {	
94 p 2v if $(n1 >= q)$	
95 p 2v {	
96 p 2v a[i] = c0+b[i]*(c0+b[i]*(c0+b[i]*(c0+b[i]*c0)));
97 p 2v }	
98	
99 p 2v if(n1 > r)	
100 p 2v {	
101 p 2v a[i] = c0*b[i]/(c0*b[i]/(c0*b[i]/(c0*b[i]/c0)));
102 p 2v }	
103	
104 p 2v if(n1 < s)	
105 p 2v {	
106 p 2v a[i] = c0+b[i]/(c0+b[i]/(c0+b[i]/(c0+b[i]/c0)));
107 p 2v }	
108 p 2v }	
109 }	



Statistics	Effective instruction	SIMD instruction rate (%) (/Effective instruction)
Before	8.54E+10	89.49%

C/C++ Effect of Loop Unswitching (After Improvement)



Specify loop unswitching for if statements to eliminate branching and facilitate SIMDization and software pipelining. The result is significant improvement of the "No instruction commit waiting for a floating-point instruction to be completed" event.





Microarchitecture-Dependent Bottlenecks

- Avoiding the Scatter Store Instruction
- Facilitating Gathering by the Gather Load Instruction
- Avoiding Excessive SFI
- Using the Multiple Structures Instruction
- Adjusting the Hardware Prefetch Distance
- SVE Vector Register Size (SIMD Width)
- Using the Half-Precision Real Type



Avoiding the Scatter Store Instruction

- Avoiding the Scatter Store Instruction (Before Improvement)
- Avoiding the Scatter Store Instruction (Source Tuning)

Fortran Avoiding the Scatter Store Instruction (Before Improvement)



Performance degrades when the number of Scatter Store (non-sequential store) instructions is large. Consequently, the "No instruction commit due to L1D cache access for a floating-point load instruction" event occurs many times.



DO NOT REDISTRIBUTE NOR DISCLOSE TO PUBLIC. Copyright 2023 FUJITSU LIMITED

Fortran Avoiding the Scatter Store Instruction (Source Tuning)



Change the loop index to prevent the occurrence of Scatter Store instructions. The result is significant improvement in L1D misses.



DO NOT REDISTRIBUTE NOR DISCLOSE TO PUBLIC. Copyright 2023 FUJITSU LIMITED

225

C/C++ Avoiding the Scatter Store Instruction (Before Improvement)



Performance degrades when the number of Scatter Store (non-sequential store) instructions is large. Consequently, the "No instruction commit due to L1D cache access for a floating-point load instruction" event occurs many times.



DO NOT REDISTRIBUTE NOR DISCLOSE TO PUBLIC. Copyright 2023 FUJITSU LIMITED

C/C++ Avoiding the Scatter Store Instruction (Source Tuning)



Change the loop index to prevent the occurrence of Scatter Store instructions. The result is significant improvement in L1D misses.





Facilitating Gathering by the Gather Load Instruction

- Gathering Function of the Gather Instruction
- Facilitating Gathering by the Gather Load Instruction (Before Improvement)
- Facilitating Gathering by the Gather Load Instruction (Source Tuning)

Gathering Function of the Gather Instruction FUjitsu

What is the gathering function of the Gather instruction?

If two elements issued simultaneously from one FP are adjacent to each other, the Gather instruction can process them at a high speed. <u>If the addresses of the two adjacent elements</u> <u>match each other within 128 bytes</u>, the instruction can speed up processing by gathering the elements and processing them in one flow.

If two adjacent elements belong to the same 128-byte block, they are gathered and processed in one flow. In the following address pattern examples, indicates the gathered parts, and the two elements are processed in one L1D\$ pipeline flow.





Pay attention when implementing the starting addresses of arrays to make full use of the gathering function of the Gather instruction.

Fortran Facilitating Gathering by the Gather Load Instruction (Before Improvement)



The Gather Load and Scatter Store instructions occur due to stride access, and the "No instruction commit due to L1D cache access for a floating-point load instruction" event occurs many times.

		Source Before Improvement		[Seconds]		
30 31 32		real(kind=8),dimension(n,m) :: a real(kind=8),dimension(n,m) :: b,c				
52		<<< Loop-information Start >>> n = 16 <<< [OPTIMIZATION]		6.0E+00		
33 34	1 1	<pre><<< SOFTWARE PIPELINING(IPC <<< Loop-information End >>> v do i = 1, m v a(1,i) = b(1,i) + c(1,i)</pre>	ys a, b, and ccessed, eac tc.) is acces	c are h sed		
35 36 37 38	1 1 1	$ \begin{array}{lll} v & a(2,i) = b(2,i) + c(2,i) \\ v & a(3,i) = b(3,i) + c(3,i) \\ v & a(4,i) = b(4,i) + c(4,i) \\ v & a(5,i) = b(5,i) + c(5,i) \\ \end{array} $	f 16 elemen er iteration. is is discrete tion is used.	, the	No instructio commit due L1D cache	to
39 40 41 42	1 1 1 1	$ \begin{array}{c} v & a(6,i) = b(6,i) + c(6,i) \\ v & a(7,i) = b(7,i) + c(7,i) \\ v & a(8,i) = b(8,i) + c(8,i) \\ v & a(9,i) = b(9,i) + c(9,i) \end{array} $		2.00+00	floating-poir load instruct	ion
43 44 45 46	1 1 1 1	v $a(10,i) = b(10,i) + c(1)$ The non-contiguous Gav $a(11,i) = b(11,i) + c(1)$ instruction is used, butv $a(12,i) = b(12,i) + c(1)$ bytes are between the av $a(13,i) = b(13,i) + c(1)$ adjacent elements. The	ther Load 128 or more addresses of 2 refore, the	+00		
47 48 49	1 1 1	v $a(14,i) = b(14,i) + c(1)$ gathering function of thev $a(15,i) = b(15,i) + c(1)$ instruction is not workiv $a(16,i) = b(16,i) + c(1)$ high L1 busy rate.	e Gather ng, resulting ir		Before	
50	1	v end do	Busy	L1 busy rate (%)	L2 busy rate (%)	Memory busy rate (%)
Inst	truct	on	Before	76,29%	2.15%	0.00%
		Load-store instruction Load instruction Store instruction		10.2370	211370	
		Non-contiguous gather load Non-contiguous scatter store instruction	er Extra	0 flow rate (%)	Gather Instruction rate (9	%) 2 flow rate (%)
Be	efore	9.60E+08 4.80E+08	Before	0.00%	0.00%	100.00%

DO NOT REDISTRIBUTE NOR DISCLOSE TO PUBLIC. Copyright 2023 FUJITSU LIMITED

Facilitating Gathering by the Gather Load Fortran Instruction (Source Tuning)



Arrays were split so that there would be less than 128 bytes between the addresses of two adjacent elements. The gathering function of the Gather function now works. The result is improvement of the "No instruction commit due to L1D cache access for a floating-point load instruction" event.



Instruction

	Load-store instruction		
	Load instruction	Store instruction	
	Non-contiguous gather load instruction	Non-contiguous scatter store instruction	
Before	9.60E+08	4.80E+08	
After	9.60E+08	4.80E+08	

Extra

	Gather instruction rate (%)				
	0 flow rate (%)	1 flow rate (%)	2 flow rate (%)		
Before	0.00%	0.00%	100.00%		
After	0.00%	75.00%	25.00%		

C/C++ Facilitating Gathering by the Gather Load Instruction (Before Improvement)



The Gather Load and Scatter Store instructions occur due to stride access, and the "No instruction commit due to L1D cache access for a floating-point load instruction" event occurs many times.



C/C++ Facilitating Gathering by the Gather Load Instruction (Source Tuning)



Arrays were split so that there would be less than 128 bytes between the addresses of two adjacent elements. The gathering function of the Gather function now works. The result is improvement of the "No instruction commit due to L1D cache access for a floating-point load instruction" event.



	Gather instruction rate (%)				
	0 flow rate (%)	1 flow rate (%)	2 flow rate (%)		
Before	0.00%	0.00%	8.33%		
After	0.00%	100.00%	0.00%		

instruction

3.60E+08

3.60E+08

instruction

7.20E+08

7.20E+08

Before

After



Avoiding Excessive SFI

234

- What is Excessive SFI?
- Excessive SFI Occurrence Case 1
- Excessive SFI Occurrence Case 2
- Avoiding Excessive SFI (Before Improvement)
- Avoiding Excessive SFI (Source Tuning)



- What is SFI (Store Fetch Interlock)?
 - If the preceding store instruction and the following load instruction have different addresses, this control mechanism sets an interlock to prevent the load operation from passing the store operation.
 - Basically, only addresses for store are locked.

• Excessive SFI

Excessive SFI is a phenomenon where the above control locks excessive addresses. This occurs in the following cases:

- For masked SIMD, addresses whose mask determination value is 0 (do not store) are locked.
- If the gathering function of GatherLoad works, all the elements on a cache line are subject to the SFI check for GatherLoad. In this case, SFI may be detected from addresses that are not actually for load, and the control may determine that they be locked.

235

Excessive SFI Occurrence Case 1



In the right example, SFI does not occur when X=8, but addresses whose mask value is 0 are locked when X=6, resulting in excessive SFI.

Source Code

```
real*8 y(X,n), x1(X,n) <- X = 8 or 6
 Do k = 1, iter
  Do j = 1, n
   Do i = 1, X
               <- X = 8 or 6
    y(i,j) = y(i,j) + x1(i,i)
   End Do
  End Do
 End Do
```

X = 8 (SFI does not occur)



Excessive SFI Occurrence Case 1





237

Excessive SFI Occurrence Case 2



In the right example, SFI does not occur when X=1, but excessive SFI occurs when X=16 because no existing store operation is subject to SFI.

Source Code integer n <- 1 or 16 real*8 y(n, m), x1(n, m) Do k = 1, iter Do i = 1, m y(1, i) = y(1, i) + x1(1, i) End Do End Do

X = 1 (SFI does not occur)



X = 16 (SFI occurs)



Fortran Avoiding Excessive SFI (Before Improvement)



The innermost loop applies to Case 1. Addresses with a mask value of 0 are locked, and excessive SFI occurs. Point: The case has a small number of loop iterations and no SWPL.

				LSecon	asj		
			Source Before Improvement	3.0E+00 -			
39 40 41			real(4) :: a(20,M), b(20,M) integer(4) :: M, ITER real(4),parameter :: c=0.5	2.5E+00 -			
•			<<< Loop-information Start >>>	2.0E+00			
			<<< [OPTIMIZATION] <<< SOFTWARE PIPELINING(IPC: 3.25, ITR: 304, MVE: 7, POL: S) <<< PREFETCH(HARD) Expected by compiler :	1.5E+00 -		No instruction commit due	
46	2	р	<<< a, b <<< Loop-information End >>> DO J=1,M <<< Loop-information Start >>> <<< [OPTIMIZATION]	1.0E+00 -		to L1D cache access for a floating- point load instruction	:
47	2	n	<<< SIMD(VL: 16) <<< Loop-information End >>>	5.0E-01 -			
47 48 49	3 3 7	р р р	v = b0 I = 1,20 v = a(I,J) = a(I,J) + c * b(I,J) v = ENDDO	0.0E+00			
50	2	þ	ENDDO			Before	
					Busy	SFI(Store Fe Interlock) ra	tch

Before

0.44

Fortran Avoiding Excessive SFI (Source Tuning)

FUĴITSU

Excessive SFI was successfully avoided by changing the number of array elements through padding to a multiple of the SIMD length.

		[Seconds]
	Source After Improvement	3.0E+00
39 40	real(4) :: a(32,M), b(32,M) integer(4) :: M, ITER real(4) parameter u c=0.5	
41	Teal(4),parameter C=0.5	2.5E+00
	<<< Loop-information Start >>> <<< [OPTIMIZATION] <<< SOFTWARE PIPELINING(IPC: 3.25, ITR: 304, MVE: 7 POL: S)	2.0E+00
40	<pre><< PREFETCH(HARD) Expected by compiler : <<< a, b <<< Loop-information End >>></pre>	1.5E+00 No instruction commit due to L1D 3.94 times
40	<pre>2 p DOJ=1,M <<< Loop-information Start >>> <<< [OPTIMIZATION]</pre>	1.0E+00 cache access for a floating-
47 48	<<< SIMD(VL: 16) <<< Loop-information End >>> 3 p v DO I=1,20 3 p v a(I,J) = a(I,J) + c * b(I,J)	5.0E-01 point load instruction
49 50	3 p v ENDDO 2 p ENDDO	0.0E+00 Before After

Busy	SFI(Store Fetch Interlock) rate
Before	0.43
After	0.01

C/C++ Avoiding Excessive SFI (Before Improvement)



The innermost loop applies to Case 1. Addresses with a mask value of 0 are locked, and excessive SFI occurs. Point: The case has a small number of loop iterations and no SWPL.

Source Before Improvement				
42 void sfil1(float (* restrict a)[20], float (* restrict b)[20], int m, int iter)				
43	{			
44	float c=0.5;			
45	int i,j,k;			
46				
47	#pragma omp parallel			
48	{			
	<pre></pre>			
:				
	<<< Loop-information End >>>			
49	for(k=0; k <iter; k++)<="" th=""></iter;>			
50	{			
51	#pragma omp for nowait			
	<<< Loop-information Start >>>			
:				
	<<< Loop-information End >>>			
52	p for(j=0; j <m; j++)<="" th=""></m;>			
53	р {			
	<<< Loop-information Start >>>			
:				
	<<< Loop-information End >>>			
54	p v for(i=0; i< 20; i++)			
55	p v {			
56	p v a[j][i] = a[j][i] + c * b[j][i];			
57	p v }			
58	p }			
59	}			
60	}.			
62	return;			
63	}			



C/C++ Avoiding Excessive SFI (Source Tuning)

Excessive SFI was successfully avoided by changing the number of array elements through padding to a multiple of the SIMD length.

	Source After Improvement				
	42	voi	d sfil1(float (* restrict a)[<mark>32</mark>], float (* restrict b)[<mark>32</mark>] int m, int iter)		
l	43	43 {			
l	44		float c=0.5;		
l	45		int i,j,k;		
l	46				
	47		#pragma omp parallel		
l	48		{		
l			<<< Loop-information Start >>>		
l	:				
l			<<< Loop-information End >>>		
l	49		for(k=0; k <iter; k++)<="" th=""></iter;>		
l	50		{		
l	51		#pragma omp for nowait		
			<<< Loop-information Start >>>		
	:				
l			<<< Loop-information End >>>		
l	52	р	for(j=0; j <m; j++)<="" th=""></m;>		
l	53	р			
l			<<< Loop-information Start >>>		
l	:		d d d Loon information Fud >>>		
l	E1	n	<< Loop-information End >>>		
l	54	p	V = 101(1=0; 1< 20; 1++)		
l	55	P n	$\mathbf{v} = \mathbf{i}$		
l	57	P n			
	58	Р n	v <i>j</i> l		
l	59	Р	, s ,		
	60		}		
	62		, return:		
	63		}		
1	00		, , , , , , , , , , , , , , , , , , ,		



DO NOT REDISTRIBUTE NOR DISCLOSE TO PUBLIC. Copyright 2023 FUJITSU LIMITED



Using the Multiple Structures Instruction

- Conditions for Applying the Multiple Structures Instruction
- Using the Multiple Structures Instruction (Before Improvement)
- Using the Multiple Structures Instruction (Source Tuning)

Conditions for Applying the Multiple Structures Instruction



- Supported by Fortran and C/C++ (Trad mode/Clang mode)
- Options can set on/off for Fortran and C/C++ (Trad mode).

-Ksimd_use_multiple_structures | -Ksimd_nouse_multiple_structures

Default is -Ksimd_use_multiple_structures, and can suppress with -Ksimd_nouse_multiple_structures

- For an array of structures (AoS), the instruction applies when <u>the innermost</u> <u>dimension consists of 2, 3, or 4 elements</u> and <u>all the elements are accessed</u>. If the innermost dimension contains 5 or more elements, the instruction does not apply.
 - Example of applicable case(Fortran) :

real*8 y(n), x (4,n) Do j = 1, iter Do i = 1, n y(i) = x(1,i) + x(2,i) + x(3,i) + x(4,i) End Do End Do • Example of applicable case(C/C++) :

• If higher performance through sequential load is expected from rewriting an array of structures (AoS) to a structure of arrays (SoA), we recommend doing so.

Fortran Using the Multiple Structures Instruction (Before Improvement)

An array of structures contains six elements and the Gather Load instruction is used (the Multiple Structures instruction is not applicable). Consequently, the "No instruction commit due to L1D cache access for a floating-point load instruction" event occurs many times.

			Source Before Improvement	
22	2	D	<<< Loop-information Start >>> <<< [OPTIMIZATION] <<< SIMD(VL: 8) <<< SOFTWARE PIPELINING(IPC: 2.35, ITR: 96, MVE: 3, POL: S) <<< PREFETCH(HARD) Expected by compiler : <<< a, b <<< Loop-information End >>> 2v do i=1.N	
23	2	p	2v $b(i)=a(1,i) + a(2,i) + a(3,i) + &$	
		-	a(4,i) + a(5,i) + a(6,i)	
24	2	p	2v enddo	
			The Multiple Structures instruction is not applicable because Array a contains 6 elements.	



Fortran Using the Multiple Structures Instruction (Source Tuning)

FUĴITSU

Through division to form arrays containing three elements each, applying the Multiple Structures instruction reduces the "No instruction commit due to L1D cache access for a floating-point load instruction" event.



C/C++ Using the Multiple Structures Instruction (Before Improvement)

An array of structures contains six elements and the Gather Load instruction is used (the Multiple Structures instruction is not applicable). Consequently, the "No instruction commit due to L1D cache access for a floating-point load instruction" event occurs many times.

Source B	efore Improvement	[Seconds]	
33 void MultiStruct	ure(int n, int m, int iter)	2.0E+00	
34 <u>{</u> 35 int i,k; 36		1.8E+00	
37 #pragma omp 38 {	parallel	1.6E+00	
<<< Loop-inforr	nation Start >>>	1.4E+00	
<<< Loop-inform39for(k=0; k< i	nation End >>> ter; k++)	1.2E+00	
40 { 41 #pragma omp f	or nowait	1.0E+00	No instruction commit due to L1D cache
<<< Loop-inforr :	nation Start >>>	8.0E-01	access for a floating-point
<<< Loop-inforr 42 p 2v for(i=0; i<	mation End >>> < n; i++)	6.0E-01	instruction
43 p 2v { 44 p 2v b[i]=a[i]	[0] + a[i][1] + a[i][2]	4.0E-01	
+ a[i 45 p 2v }	i][3] + a[i][4] + a[i][5]; \	2.0E-01	
46 } 47 }		0.0E+00	
48 49 return; 50 }	The Multiple Structures instruction is applicable because Array a contains 6 elements.	not	Before

C/C++ Using the Multiple Structures Instruction (Source Tuning)



Through division to form arrays containing three elements each, applying the Multiple Structures instruction reduces the "No instruction commit due to L1D cache access for a floating-point load instruction" event.





Adjusting the Hardware Prefetch Distance

- Prefetch Distance
- Distance Setting Function for Hardware Prefetch
- Result of Hardware Prefetch Distance Adjustment (on L2)
- Result of Hardware Prefetch Distance Adjustment (on Memory)



Hardware and software prefetch distances

Hardware prefetch and software prefetch are performed on data located on lines ahead as shown below.



Prefetch distances are dependent on application access. Thrashing may occur when prefetching cache lines far ahead. We recommend prefetching nearby cache lines.

250

Distance Setting Function for Hardware Prefetch



Command for setting the hardware prefetch distance (hwpfctl)

Item	Description
Syntax	<pre>hwpfctl [disableL1] [disableL2] [distL1 lines_l1] [distL2 lines_l2] [weakL1] [weakL2] [verbose] command</pre>
Explanation	The hwpfctl command changes the prefetch behavior (stream detect mode) of hardware mounted on the A64FX. Process affinity determines the CPU cores that are subject to the change.
Option	 disableL1 disableL2 Disables hardware prefetch for the L1/L2 cache. If omitted, hardware prefetch is enabled. distL1=lines_l1 distL2=lines_l2 Specifies the prefetched cache line in the L1/L2 cache, as a number of cache lines counted from the cache line where a cache miss occurs. You can specify a value from 1 to 15 in lines_l1 to prefetch a line in the L1 cache, and a value from 1 to 60 in lines_l2 to prefetch a line in the L2 cache. However, the specified lines_l2 value is rounded up to the nearest multiple of 4, and the resulting value is written in the system register. If 0 is specified, the operation uses the default value of the CPU. If the option is omitted or the specified value is invalid, 0 is assumed specified. weakL1 weakL2 Sets "weak" as the priority of prefetch requests to the L1/L2 cache. If omitted, "strong" is the priority. default Starts the command with the default settings. Options other thanverbose are ignored. reset Initializes the system register values. Options other thanverbose are ignored. verbose Outputs the values before and after a system register change. help Displays usage instructions.

Example of using the command for setting the hardware prefetch distance (hwpfctl)

hwpfctl --distL1=6 --distL2=40 a.out

Result of Hardware Prefetch Distance Adjustment (on L2)



The following figure shows the result of hardware prefetch distance adjustment.

 L1 prefetch distance evaluation using Triad (in L2 cache access)



Triad
<pre>!\$omp parallel Do j = 1, iter !\$omp do Do i = 1, n y(i)=x1(i) + c0 * x2(i) End Do !\$omp end do nowait End Do !\$omp end parallel</pre>

Setting command

hwpfctl -distL1=3~10 a.out
Result of Hardware Prefetch Distance Adjustment (on Memory)



• L2 prefetch distance evaluation using Triad (in memory access)



Setting command

hwpfctl -distL2=10~40 a.out



SVE Vector Register Size (SIMD Width)

- SVE Vector Register Size (SIMD Width)
- Effect on Optimization With -Ksimd_reg_size=agnostic Specified (Caution)

SVE Vector Register Size (SIMD Width) FUJITSU

SIMD widths supported by the processor

The ARM Scalable Vector Extension (SVE) allows the implementing system to freely decide the vector length (SIMD width) in units of 128 bits within a range of 128 bits to 2,048 bits.

The A64FX is implemented with a vector length of 512 bits.

- The A64FX supports the following vector lengths:
 - 512 bits
 - 256 bits
 - 128 bits

Compiler option

• -Ksimd_reg_size={ 128 | 256 | 512 | agnostic } The default is -Ksimd_reg_size=512.

• simd_reg_size={ 128 | 256 | 512 }

This option specifies the SVE vector register size in units of bits. The optimization by the compiler at the compile time assumes that the value specified by this option is the SVE vector register size. However, the generated executable program operates normally only in a CPU architecture implementing the SVE vector register of the size specified by the option.

simd_reg_size=agnostic

This option specifies compilation with no specific size assumed for the SVE vector register to generate an executable program that decides the SVE vector register size at execution. This executable program can be executed independently from the size of the SVE vector register implemented in the CPU architecture. However, execution performance may be worse (degraded) than when the - Ksimd_reg_size={128|256|512} option is specified.

Fortran Effect on Optimization With -Ksimd_reg_size=agnostic Specified (Important Points)



The optimization performed when -Ksimd_reg_size=agnostic is specified may not be equivalent to that with -Ksimd_reg_size=512 (default). In that case, execution performance may degrade.



After compilation with -Ksimd_reg_size=agnostic specified, optimization that depends on the SIMD width (software pipelining in the above example) is not performed.

C/C++ Effect on Optimization With -Ksimd_reg_size=agnostic Specified (Important Points)

FUJITSU

The optimization performed when -Ksimd_reg_size=agnostic is specified may not be equivalent to that with -Ksimd_reg_size=512 (default). In that case, execution performance may degrade.





Using the Half-Precision Real Type

- Using the Half-Precision Real Type (Before Improvement)
- Using the Half-Precision Real Type (Source Tuning)

Fortran Using the Half-Precision Real Type (Before Improvement)



For double-precision real type data, the SIMD length is 8. However, by reducing data precision, you can increase the SIMD length to effectively use the bandwidth and functional unit.

	Source Before Improvement										
2	integer,parameter::N=60000										
:											
19	real(8)::x1(N),x2(N),y(N)										
20			r	eal(8),parameter::c=0.5							
:											
	<<< Loop-information Start >>>										
	<<< [OPTIMIZATION]										
	$\sim \sim [0^{-11} (VI \cdot 8)$										
				SOFTWARE DIDELINING/IDC: 2.25 ITD: 1//							
				SOI TWARE FIFELINING (IFC. 5.25 , ITR. 14- MVE: 4 DOI: 5)							
				MVE. 4, POL. 5)							
			<<<	PREFEICH(HARD) Expected by compiler :							
			<<<	x2, x1, y							
			<<<	Loop-information End >>>							
24	2	р	2v	do i=1,N							
25	2	р	2v	y(i) = x1(i) + c * x2(i)							
26	2	р	2v	enddo							
		-									

SIMD length when SIMD width (vector length)=512 [bits]

Data Type	SIMD Length
Double-precision type	8
Single-precision type	16
Half-precision type	32
1-byte type	64



	GFLOPS	Floating-point operation peak ratio (%)
Before	51.52	6.71%

DO NOT REDISTRIBUTE NOR DISCLOSE TO PUBLIC. Copyright 2023 FUJITSU LIMITED

Fortran Using the Half-Precision Real Type (Source Tuning)



You can extend the SIMD length to 32 by using the half-precision real type, which has fewer digits. The reduction in data volume results in improvement of the "No instruction commit due to access for a floating-point load instruction" event.



Before

After

	GFLOPS	Floating-point operation peak ratio (%)
Before	51.52	6.71%
After	421.57	54.89%

C/C++ Clang Mode Using the Half-Precision Real Type (Before Improvement)



For double-precision real type data, the SIMD length is 8. However, by reducing data precision, you can increase the SIMD length to effectively use the bandwidth and functional unit.



SIMD length when SIMD width (vector length)=512 [bits]

Data Type	SIMD Length
Double-precision type	8
Single-precision type	16
Half-precision type	32
1-byte type	64



Before

Statistics	GFLOPS	Floating-point operation
Before	5.79	1.20E+11

C/C++ Clang Mode Using the Half-Precision Real Type (Source Tuning)



You can extend the SIMD length to 32 by using the half-precision real type, which has fewer digits. The reduction in data volume results in improvement of the "No instruction commit due to access for a floating-point load instruction" event.



Note

 Half-Precision Real Type is not available in Trad Mode of C/C++.

Statistics	GFLOPS	Floating-point operation		
Before	5.79	1.20E+11		
After	21.91	1.20E+11		



Thread Parallelization Tuning

- Improving the Thread Parallelization Ratio
- Improving Thread Parallelization Execution Efficiency
- Improving Execution Efficiency by Setting Large Pages



Improving the Thread Parallelization Ratio

- What is the Thread Parallelization Ratio?
- Increasing the Thread Parallelization Ratio

What is the Thread Parallelization Ratio?



The thread parallelization ratio is a proportion of the part that can be executed in parallel during one parallel execution.



Amdahl's law can be used to express the relationship between the thread parallelization ratio and scalability at the time of *n* parallel executions.





Increasing the Thread Parallelization Ratio

- Loops With an Unclear Relationship Between Definition and Citation
- Loops Containing Pointer Variables
- Loops With Data Dependency

Loops With an Unclear Relationship Between FUIN Definition and Citation

• !OCL NORECURRENCE

In the following program, the main processing system cannot determine whether loops can be sliced on Array a without problems, since the subscript expression of Array a is another array element y(j). If the programmer knows that loops can be sliced on Array a without problems, the programmer can parallelize loops by specifying the NORECURRENCE specifier.

Source Before Improvement	Source After Improvement
<<< Loop-information Start >>> <<< [OPTIMIZATION] <<< SOFTWARE PIPELINING(IPC: 0.32, ITR: 6, MVE: 2, POL: S) <<< PREFETCH(HARD) Expected by compiler : <<< b, y <<< Loop-information End >>> 6 1 s 2s do i=1,160000 7 1 m 2m a(y(i))=a(y(i))+b(i) 8 1 p 2v end do : jwd5228p-i "a.f90", line 7: This DO loop cannot be parallelized because the order of data definition and citation is different from that of sequential execution. jwd6228s-i "a.f90", line 7: SIMDization of this DO loop is not possible because the order of data definition and citation may be different from that of sequential execution.	<pre>5 !ocl norecurrence(a) <<< Loop-information Start >>> <<< [PARALLELIZATION] <<< Standard iteration count: 762 <<< [OPTIMIZATION] <<< SIMD(VL: 16) <<< SOFTWARE PIPELINING(IPC: 2.33,</pre>

! Caution !

- If loops cannot be sliced on the array for which the NORECURRENCE specifier is specified, the main processing system may incorrectly slice loops.
- If the array name is omitted, the specifier is enabled for all arrays within the scope.

Loops Containing Pointer Variables

• !OCL NOALIAS

Since which storage area part is occupied by a pointer variable is determined at execution, data dependency is unknown and parallelization is not possible. If the programmer knows that pointer variables do not point to the same storage area, the programmer can perform parallelization by specifying the NOALIAS specifier.

Source Before Improvement	Source After Improvement
Source Before Improvement1real,dimension(100000),target::x2real,dimension(:),pointer::a,b3a=>x(1:10000)4b=>x(10001:20000)56<<< Loop-information Start >>>6<<<< [OPTIMIZATION]	Source After Improvement1real,dimension(100000),target::x2real,dimension(:),pointer::a,b3a=>x(1:10000)4b=>x(10001:20000)5
because the order of data definition and citation may be different from that of sequential execution.	9 1 p 2v end do

Loops With Data Dependency



• Parallelization using peeling

The following loop is not parallelized because it has dependency with regard to Array a when i=1 and i=n. Take the beginning or end of the loop out of the loop to facilitate parallelization.

Source Before Improvement	Source Before Improvement
<pre><<< Loop-information Start >>></pre>	4 a(1)=a(1)+b(1)+a(n)
<<< [OPTIMIZATION]	<<< Loop-information Start >>>
<<< PREFETCH(HARD) Expected by compiler :	<<< [PARALLELIZATION]
<<< b, a	<<< Standard iteration count: 843
<<< Loop-information End >>>	<<< [OPTIMIZATION]
4 1 s 2s do i=1,n	<<< SIMD(VL: 16)
5 1 s 2m a(i)=a(1)+b(i)+a(n)	<<< SOFTWARE PIPELINING(IPC: 3.00,
6 1 s 2v end do	ITR: 384, MVE: 4, POL: S)
jwd5202p-i "a.f90", line 5: This DO loop cannot be parallelized	<<< PREFETCH(HARD) Expected by compiler :
because the order of data definition and citation is different from that	<<< a, b
of sequential execution. (Name: a)	<<< Loop-information End >>>
jwd5208p-i "a.f90", line 5: The order of definition and citation is	5 1 pp 2v do i=2,n-1
unknown. For this reason, the order of definition and citation may be	6 1 p 2v a(i)=a(1)+b(i)+a(n)
different from that of sequential execution, and this DO loop cannot be	7 1 p 2v enddo
parallelized. (Name: a)	8 a(n)=a(1)+b(n)+a(n)



Improving Thread Parallelization Execution Efficiency

- Improving False Sharing
- Loops With Irregular Throughput
- Parallelization in the Appropriate Parallelization Dimension



Improving False Sharing

- What is False Sharing?
- False Sharing (Before Improvement)
- False Sharing (Source Tuning)

What is False Sharing?



False sharing is a phenomenon where cache line invalidation and copy back betweenthreads are frequent occurrences.Thread 0 specifies s(1) update



Fortran False Sharing (Before Improvement)

FUJITSU

False sharing occurs because the number of iterations of the parallelization dimension j is small (16 iterations) and Array a data shares a cache line between threads. Consequently, the data access wait time is long.



Cache	L1I miss rate (/Effective instruction)	Load-store instruction	L1D miss	L1D miss rate (/Load-store instruction)	L1D miss demand rate (%) (/L1D miss)	L1D miss hardware prefetch rate (%) (/L1D miss)	L1D miss software prefetch rate (%) (/L1D miss)	L2 miss	L2 miss rate (/Load-store instruction)	L2 miss demand rate (%) (/L2 miss)	L2 miss hardware prefetch rate (%) (/L2 miss)	L2 miss software prefetch rate (%) (/L2 miss)
Before	0.00	3.57E+09	7.27E+08	0.20	9.39%	90.85%	-0.23%	1.75E+04	0.00	21.82%	100.00%	0.00%

Fortran False Sharing (Source Tuning)



False sharing can be avoided through loop interchange and outer parallelization. This results in fewer L1 cache misses and an improved data access wait time.



DO NOT REDISTRIBUTE NOR DISCLOSE TO PUBLIC. Copyright 2023 FUJITSU LIMITED

C/C++ False Sharing (Before Improvement)

FUjitsu

False sharing occurs because the number of iterations of the parallelization dimension j is small (16 iterations) and Array a data shares a cache line between threads. Consequently, the data access wait time is long.





Before

Cache	L1I miss rate (/Effective instruction)	Load-store instruction	L1D miss	L1D miss rate (/Load-store instruction)	L1D miss demand rate (%) (/L1D miss)	L1D miss hardware prefetch rate (%) (/L1D miss)	L1D miss software prefetch rate (%) (/L1D miss)	L2 miss	L2 miss rate (/Load-store instruction)	L2 miss demand rate (%) (/L2 miss)	L2 miss hardware prefetch rate (%) (/L2 miss)	L2 miss software prefetch rate (%) (/L2 miss)
Before	0.00	4.04E+09	7.28E+08	0.18	30.45%	69.61%	0.00%	3.94E+04	0.00	48.46%	58.66%	0.00%

C/C++ False Sharing (Source Tuning)



False sharing can be avoided through loop interchange and outer parallelization. This results in fewer L1 cache misses and an improved data access wait time.





Loops With Irregular Throughput

- Loops With Irregular Throughput (Before Improvement)
- Loops With Irregular Throughput (OpenMP Tuning)

Fortran Loops With Irregular Throughput (Before Improvement)



If throughput is irregular, cyclic division with a static scheduling method causes a load imbalance. In the following example, the "Synchronous waiting time between threads" event occurs many times due to the load imbalance.



Fortran Loops With Irregular Throughput (OpenMP Tuning)



Change to a dynamic scheduling method so that the next processing can be done by a thread that finishes processing earlier than other threads. The result is improvement in the load imbalance.



C/C++ Loops With Irregular Throughput (Before Improvement)



If throughput is irregular, cyclic division with a static scheduling method causes a load imbalance. In the following example, the "Synchronous waiting time between threads" event occurs many times due to the load imbalance.



C/C++ Loops With Irregular Throughput (OpenMP Tuning)



Change to a dynamic scheduling method so that the next processing can be done by a thread that finishes processing earlier than other threads. The result is improvement in the load imbalance.





Parallelization in the Appropriate Parallelization Dimension

- Parallelization in the Appropriate Parallelization Dimension (Before Improvement)
- Parallelization in the Appropriate Parallelization Dimension (Source Tuning)
- Parallelization in the Appropriate Parallelization Dimension (Compiler Option Tuning)
- Parallelization in the Appropriate Parallelization Dimension (OpenMP Source Tuning)

Fortran Parallelization in the Appropriate Parallelization Dimension (Before Improvement)



If the number of loop iterations in a parallelization dimension is small and unknown at the compile time, a load imbalance occurs when there are fewer iterations than parallel threads (12 in the example). Consequently, the "Synchronous waiting time between threads" event occurs many times.



Poor load balance among threads

Fortran Parallelization in the Appropriate Parallelization Dimension (Source Tuning)



Specify the **SERIAL** and **PARALLEL** specifiers to perform parallelization in the appropriate dimension. The result is improvement in the load imbalance.



Fortran Parallelization in the Appropriate Parallelization Dimension (Compiler Option Tuning)



Specify the **compiler option -Kdynamic_iteration** to automatically select the appropriate parallelization dimension at execution and improve the load imbalance.



Fortran Parallelization in the Appropriate Parallelization Dimension (OpenMP Source Tuning)



Specify the OpenMP COLLAPSE clause to transform outer loops into a single loop. The result is improvement in the load imbalance.



Parallelization in the Appropriate Parallelization C/C++ **Dimension (Before Improvement)**



If the number of loop iterations in a parallelization dimension is small and unknown at the compile time, a load imbalance occurs when there are fewer iterations than parallel threads (12 in the example). Consequently, the "Synchronous waiting time between threads" event occurs many times.



parallelization dimension k is 2

C/C++ Parallelization in the Appropriate Parallelization Dimension (Source Tuning)

Specify the **parallel for** or **parallel** specifiers to perform parallelization in the appropriate dimension. The result is improvement in the load imbalance.


C/C++ Parallelization in the Appropriate Parallelization Dimension (Compiler Option Tuning)



Specify the **compiler option -Kdynamic_iteration** to automatically select the appropriate parallelization dimension at execution and improve the load imbalance. The optimization is not available in Clang Mode.



289

C/C++ Parallelization in the Appropriate Parallelization Dimension (OpenMP Source Tuning)



Specify the OpenMP collapse clause to transform outer loops into a single loop. The result is improvement in the load imbalance.





Improving Execution Efficiency by Setting Large Pages

- Specifying a Large Page Paging Policy
- Changing the Lock Type



Specifying a Large Page Paging Policy

- Large Page Paging Policy
- Effect of a Large Page Paging Policy (demand)

Large Page Paging Policy



- XOS_MMM_L_PAGING_POLICY=prepage:demand:prepage
 - Memory allocation is as follows when multiple CMGs are running for thread parallelism:
 - •In prepaging, data comes from CMG0 at the start of the load module.
 - •In demand paging, data is put on the running CMG at the first access time.
 - Demand paging is recommended for processing across multiple CMGs.

Environment Variable Name	Specifiable Value (Default indicated by _)	Description
XOS_MMM_L_PAGING_POLICY	[demand <u>prepage</u>]: [<u>demand</u> prepage]: [demand <u>prepage</u>]	This setting selects the paging method (page allocation trigger) for each memory area. "demand" means the demand paging method, and "prepage" means the prepaging method. This environment variable specifies paging methods for three memory areas by delimiting them with a colon (:). The 1st specification is for the .bss area for static data. ("prepage" is always used for the .data area for static data. No other paging method can be specified.) The 2nd specification is for the stack area and thread stack area. The 3rd specification is for the dynamic memory securing area. If any specified value is not a specifiable value, "prepage:demand:prepage" is assumed specified.

Effect of a Large Page Paging Policy (demand)



Since data comes from CMG0 in prepaging, performance cannot reach that of 48-thread streams. With the method changed to demand paging, data is put on the running CMG, and performance is significantly higher.

Source		
14 Subroutine sub(n,iter,x1,x2,y1) 15 real(8) :: x1(n), x2(n), y1(n),c0 16 integer n,i,k 17 c0=2.0 18	TR: prepage (default) 93 GB/s	
<<< PREFETCH(SOFT) : 10 <<< SEQUENTIAL : 10 <<< x2: 4, x1: 4, y1: 2 <<< ZFILL : <<< y1	demand804 GB/sCompiler option: -Kfast,openmp-Kprefetch_sequential=soft -Kprefetch_line=9-Kprefetch line L2=70 -Kzfill=18	
22 2 p v do i=1,n 23 2 p v y1(i) = x1(i) + c0 * x2(i) 24 2 p v end do 25 1 enddo 30 parameter(N=45000000,ITER=100) 31 real*8 x1(N),x2(N),y1(N) Stream 32 call init(N,ITER,x1,x2,y1) Stream 33 call sub(N,ITER,x1,x2,y1) GB)	(Data size: About 1	



Changing the Lock Type

- What is the Lock Type (XOS_MMM_L_ARENA_LOCK_TYPE)?
- Effect of Changing the Lock Type

What is the Lock Type (XOS_MMM_L_ARENA_LOCK_TYPE)?



XOS_MMM_L_ARENA_LOCK_TYPE

- This is a setting related to the memory allocation policy.
- "0" gives priority to memory acquisition performance. This is the recommended value when performing malloc in a parallel region. (This may improve performance because memory is acquired/released from an independent memory pool for each thread, reducing the cost of exclusive control as compared to the default setting.)
- "1" (default) gives priority to memory use efficiency. This is the recommended value when memory usage is high.

296

Effect of Changing the Lock Type



malloc performance is higher when XOS_MMM_L_ARENA_LOCK_TYPE=0 is specified. (Reduced execution time from 0.56 seconds to 0.35 seconds, a performance increase of 1.60 times)

Source				
1			subroutine sub(n,m,iter,x1,x2,y2)	
2	integer(8) :: pZ1(iter)			
3	real(8) :: x1(n), x2(n), y2(n,m),c0			
4 5			0=2.0	
6	l\$omp parallel do shared(n m iter x1 x2 c0 y2) private(n71 i i k) default(none)			
	<pre><<<loop-information start="">>></loop-information></pre>			
	<<< [OPTIMIZATION]			
	<<< PREFETCH(HARD) Expected by compiler :			
	<<< x1, x2, y2			
_	<<< Loop-information End >>>			
/	1	р	do k=1,m	
	<<< [UPTIMIZATION]			
			<<< (unknown)	
			<<< Loop-information End >>>	
8	2	р	s do j=1,iter	
9	2	р	$m \qquad pZ1(j) = malloc(8 * n)$	
10	2	р	v end do	
11	1		<	
			<<< SIMD(VI: 8)	
			<pre><< SOFTWARE PIPELINING(IPC: 3.50, ITR: 144, MVE: 4, POL: S)</pre>	
			<<< PREFETCH(HARD) Expected by compiler :	
	<<< x1, x2, y2			
	_		<<< Loop-information End >>>	
12	2	р	2v do $i=1,n$	
13	2	p	2V Y2(I,K) = X1(I) + CU + X2(I)	
15	1	μ		
16	2	p	s do i=1.iter	
17	2	p	s call free(pZ1(j))	
18	2	p	s end do	
19	1	р	end do	
20			end subroutine sub	
21			neogram main	
22	program main parameter(N=10/8512 ITEP=80)			
24	4 real*8 $x1(N).x2(N).v2(N.12)$			
25	call sub(N,12,ITER,x1,x2,y2)			
26			end program main	



Reduced memory usage

Rewriting OMP SINGLE to OMP MASTER

Rewriting OMP SINGLE to OMP MASTER FUJITSU

Reducing memory usage by rewriting

Rewriting omp single to omp master and barrier, fixes the execution thread and suppresses redundant use of memory space.

Source Before Improvement	Source After Improvement
!\$omp parallel !\$omp single call loop(a,b,alpha,max); !\$omp end single !\$omp end parallel	<pre>!\$omp parallel !\$omp master call loop(a,b,alpha,max); !\$omp end master !\$omp barrier !\$omp barrier !\$omp end parallel</pre>

Revision History



• Revision History

Version	Date	Details
1.0	Sep. 2020	- First published
1.3	Mar. 2021	 Correcting typographical errors and expressions by reviewing articles
1.4	Aug. 2021	 Fixing differences by increasing the number of software versions, and correcting typographical errors and expressions by reviewing articles Added "What is Unroll-and-Jam?" page Added "Rewriting OMP SINGLE to OMP MASTER" page
2.1	Jul. 2022	 Added tuning in C/C++ Format changed Correcting typographical errors and expressions by reviewing articles
2.2	Mar. 2023	 Correcting typographical errors and expressions by reviewing articles



DO NOT REDISTRIBUTE NOR DISCLOSE TO PUBLIC. Copyright 2023 FUJITSU LIMITED