

HPC Usability Research Team

Our ultimate goal is to enable many people to use the K computer. We are developing a computing portal site to which program developers and data providers can upload their programs and data so that users of the site can make use of them as they wish. In parallel with this, we are also investigating two fundamental technologies for the site. One is virtualization technology by which a number of virtual K computers can be created on the host K computer. The other technology is a program verification scheme to detect incorrect programs before they are executed. Once these technologies are implemented, many people will be able to use the computing portal site in a fair, safe and secure way.



Team Leader
Toshiyuki MAEDA

Development of a Computing Portal Site

The diagram opposite illustrates how both program and data providers can upload their programs and data to the portal site on the K computer, which will enable a variety of people to make use of them.




Diagram of the computing portal


Making the K computer readily available to many more people

Virtualization Technology Research

With virtualization technology, a number of virtual K computers can be created on the K computer host. This will enable a number of people to use the K computer simultaneously while maintaining data security.



Illustrating wide utilization of the K computer by means of the virtualization technology.





Program Verification Technology Research

If an incorrect program is loaded into the computing portal, many users may be adversely affected. This makes it necessary to verify programs before they are accepted into the system.

$\Delta_1 \Gamma; C; \Sigma \vdash 1d \mid r_g + n \mid, r_d; I$ $\Delta_1 C \vdash \Sigma = \Sigma' \otimes \{\Gamma(r_d) \mapsto \langle \dots, \sigma_n, \dots \rangle\}$	(LOAD
$\Delta: \Gamma: C: \Sigma' \otimes \{\Gamma(r_d) \mapsto (\dots, \Gamma(r_s), \dots)\} \vdash I$	Canan
$\Delta : \Gamma : C : \Sigma \vdash \text{st.} r_s, [r_d + n] : I$	(STORE)
Δ ; Γ { $r_d \mapsto \Gamma$ (r_s)}; C ; $\Sigma \vdash I$ Δ ; C ; C \vdash mov r_s , r_d ; I	(Move
$\Delta; C \vdash v : \sigma$ $\Delta; \Gamma\{r_d \mapsto \sigma\}; C; \Sigma \vdash I$	(Mover
$\Delta; \Gamma; C; \Sigma \vdash movi \ e, r_d; I$	
Δ ; Γ { $r_d \mapsto \Gamma$ (r_{s2}) (+, -, *) Γ (r_{s1})}; C ; $\Sigma \vdash I$	(ARITH
$\Delta_1\Gamma; C_1\Sigma \vdash \{\text{add, aub, mul}\} r_{s1}, r_{s2}, r_{d}; I$	
$\Delta : C \vdash \Gamma (r_d) = \forall . C' [\Sigma'] (\Gamma')$	
$C'' \equiv C \wedge \Gamma(r_{s1}) (=, \leq) \Gamma(r_{s2})$ $\Delta; C'' \models C'$ $\Delta; C'' \vdash \Sigma = \Sigma'$ $\Delta; C'' \vdash \Gamma \leq \Gamma'$	
$\Delta : \Gamma : C \wedge \Gamma (r_{el}) (\neq, >) \Gamma (r_{el}) : \Sigma \vdash I$	(BRANCH)
$\Delta(\Gamma; C; \Sigma \vdash (\text{beq,ble}) r_{s1}, r_{s2}, r_{d}; I$	
$\Delta : C \vdash \Gamma (r_d) = \forall . C' \Sigma' (\Gamma')$	
$\Delta; C \models C'$ $\Delta; C \vdash \Sigma = \Sigma'$ $\Delta; C \vdash \Gamma \leq \Gamma'$	OUMP

A portion of Toshiyuki Maeda's PhD thesis (University of Tokyo 2006) on program verification: Writing an Operation System with a Strictly Typed Assembly Language.

